

Version: 1.0

2016-06-23

Declaration

Disclaimer

Information given in this document is provided just as a reference or example for the purpose of using Actions' products, and cannot be treated as a part of any quotation or contract for sale.

Actions products may contain design defects or errors known as anomalies or errata which may cause the products' functions to deviate from published specifications. Designers must not rely on the instructions of Actions' products marked "Reserved" or "undefined". Actions reserves these for future definition and shall have no responsibility whatsoever for conflicts or incompatibilities arising from future changes to them.

ACTIONS DISCLAIMS AND EXCLUDES ANY AND ALL WARRANTIES, INCLUDING WITHOUT LIMITATION ANY AND ALL EXPRESS OR IMPLIED WARRANTIES OF MERCHANTABILITY, ACCURACY, SECURITY, FITNESS FOR A PARTICULAR PURPOSE, TITLE, AND AGAINST INFRINGEMENT OF INTELLECTUAL PROPERTY AND THE LIKE TO THE INFORMATON OF THIS DOCUMENT AND ACTIONS PRODUCTS.

IN NO EVENT SHALL ACTIONS BE LIABLE FOR ANY DIRECT, INCIDENTAL, INDIRECT, SPECIAL, PUNITIVE, OR CONSEQUENTIAL DAMAGES WHATSOEVER, INCLUDING, WITHOUT LIMITATION FOR LOST OF DATA, PROFITS, SAVINGS OR REVENUES OF ANY KIND ARISING FROM USING THE INFORMATON OF THIS DOCUMENT AND ACTIONS PRODUCTS. REGARDLESS OF THE FORM OF ACTION, WHETHER BASED ON CONTRACT; TORT; NEGLIGENCE OF ACTIONS OR OTHERS; STRICT LIABILITY; OR OTHERWISE; WHETHER OR NOT ANY REMEDY OF BUYER IS HELD TO HAVE FAILED OF ITS ESSENTIAL PURPOSE, AND WHETHER ACTIONS HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES OR NOT.

Actions' products are not designed, intended, authorized or warranted for use in any life support or other application where product failure could cause or contribute to personal injury or severe property damage. Any and all such uses without prior written approval of an Officer of Actions and further testing and/or modification will be fully at the risk of the customer.

Ways of obtaining information

Copies of this document and/or other Actions product literature, as well as the Terms and Conditions of Sale Agreement, may be obtained by visiting Actions' website at: <u>http://www.actions-semi.com</u> or from an authorized Actions representative.

Trademarks

The word "Actions" and the logo are the trademarks of Actions Semiconductor Co., Ltd, and Actions (Zhuhai) Technology Co., Limited is authorized to use them. Word "炬芯" is the trademark of Actions

(Zhuhai) Technology Co., Limited. Names and brands of other companies and their products that may from time to time descriptively appear in this document are the trademarks of their respective holders, no affiliation, authorization, or endorsement by such persons are claimed or implied except as may be expressly stated therein.

Rights Reserved

The provision of this document shall not be deemed to grant buyers any right in and to patent, copyright, trademark, trade secret, know how, and any other intellectual property of Actions or others.

Miscellaneous

Information contained or described herein relates only to the Actions products and as of the release date of this publication, abrogates and supersedes all previously published data and specifications relating to such products provided by Actions or by any other person purporting to distribute such information. Actions reserves the rights to make changes to information described herein at any time without notice. Please contact your Actions sales representatives to obtain the latest information before placing your product order.

Additional Support

Additional product and company information can be obtained by visiting the Actions website at: <u>http://www.actions-semi.com</u>



Contents

Co	Contents ······i					
Re	evision I	History ······v				
1	Intro	oduction1				
	1.1	Overview2				
	1.2	Application Diagram 2				
	1.3	Detail Features				
	1.4	Pin Assignment······2				
	1.5	Pin Descriptions2				
	1.6	Package and Drawings5				
2	Blue	tooth6				
3	Proc	essor Core6				
^	Моя	nory Controller ······				
4						
5	DMA	A Controller7				
	5.1	Features7				
	5.2	Memory and Peripheral Access Description7				
	5.2.1	1 DMA channel priority7				
	5.3	DMA Register List7				
	5.4	DMA Register Description8				
	5.4.1					
	5.4.2					
	5.4.3					
	5.4.4					
	5.4.5 5.4.6					
	5.4.7					
	5.4.8					
	5.4.9					
	5.4.1					
	5.4.1	11 DMA1FRAMELEN				
	5.4.1	12 DMA2CTL				
	5.4.1					
	5.4.1					
	5.4.1					
	5.4.1					
	5.4.1					
	5.4.1					
	5.4.1	19 DIVIASERAIVIELEN				
6	PMU	J14				
	6.1	Features14				
	6.2	Module Description				



	6.2.1	Linear Regulators	
	6.2.1		· 14
	6.2.1		· 14
	6.2.2	A/D Converters ·····	· 14
	C D	egister List	
	6.3 Re	egister List	• 14
	6.4 Re	egister Description ·····	· 15
	6.4.1	PMUADC CTL	
	6.4.2	LRADC2 DATA ······	
	6.4.3	TEMPADC DATA ······	·16
	6.4.4	LRADC1 DATA ······	·16
	6.4.5	BATADC DATA ·····	
	6.4.6	LRADC1 RES SET	·16
	6.4.7	WKEN CTL	
	6.4.8	WAKE PD	
	6.4.9	ONOFF_KEY	· 17
		_	
7	Audio ·		·19
8	System	Control	·20
		MU	
		Features	
	8.1.1	Register List	
	8.1.2		
	8.1.3	Register Description	· 20
	8.1.3		
	8.2 CI	MU Digital ·····	·21
	8.2.1	Features	
	8.2.2	Register List	·21
	8.2.3	Register Description	
	8.2.3		
	8.2.3	_	
	8.2.3		
	8.2.3		
	8.2.3		
	8.2.3	3.6 CMU_SPICLK	· 24
	8.2.3	3.7 CMU_UARTCLK ······	· 24
	8.3 CI	MU Analog	
	8.3.1	Features	
	8.3.2		
	8.3.3	Register Description	
	8.3.3		
	8.4 W	atchdog Timer ·····	
	8.4.1	Features	
	8.4.2	Register List	
	8.4.3	Register Description	
	8.4.3	3.1 WD_CTL	·26
	8.5 IN	ITC (Exceptions and Interrupts Controller)	· 26
	8.5.1	Features	
	8.5.2	Register List	
	8.5.3	Register Description	
	8.5.3		
	8.5.3	-	
	8.5.3	=	
	8.5.3	-	



9	Storage ··	30
10	Transfer a	nd Communication ······31
1	0.1 USB	
	10.1.1	Features31
	10.1.2	Register List
	10.1.3	Register Description
	10.1.3.	1 LINESTATUS
	10.1.3.	2 DPDMCTRL
1	0.2 TWI-	
_	10.2.1	Features ······32
	10.2.2	Function Description
	10.2.3	Operation Manual 32
	10.2.4	Register List
	10.2.5	Register Description
	10.2.5.	1 TWI_CTL
	10.2.5.	2 TWI_STAT
	10.2.5.	
	10.2.5.4	4 TWI_DAT
1(0.3 UAR [.]	Г 36
1,	10.3.1	Features ····································
	10.3.2	Operation Manual 37
	10.3.3	Register List 37
	10.3.4	Register Description
	10.3.4.	
	10.3.4.	
	10.3.4.	_
	10.3.4.4	
	10.3.4.	5 UART_BR41
11		I/O Multiplexer42
1	1.1 Feat	ures42
1	1.2 Oper	ation Manual
-	11.2.1	Block Diagram ····································
	11.2.2	Multi-function Switch Operation
	11.2.3	GPIO Output ······43
	11.2.4	GPIO Input ····································
	11.2.5	SIO Output ······43
	11.2.6	GPIO Output/Input Loop Test ····································
	11.2.7	PWM Configure45
1	1.3 Regi	ster List45
1		Register Description 46
	11.4.1	GPIOOUTEN 46
	11.4.2	GPIOINEN 46
	11.4.3	GPIODAT
	11.4.4	GPIOPDEN 46 GPIOPDEN 46
	11.4.5	GPIOPDEN 46 SIO OUTEN 47
	11.4.6 11.4.7	SIO_OUTEN 47 SIO INEN 47
	11.4.7 11.4.8	SIO_INEN
	11.4.8 11.4.9	SIO_DAI
	11.4.9 11.4.10	47 SIO_PDEN······47
1		47 48 A Register Description
T.	1.5 PWN	48



11.5.1	PWM_CTL
11.6 MF 11.6.1	P Register Description
11.7.1	alog/Digital Select Register Description49 AD_Select49
11.8.1 11.8.2 11.8.3 11.8.4 11.8.5	D Register Description 50 PADPUPD 50 PAD_SMIT 50 PADDRV0 51 PADDRV1 53 PADDRV2 54
	Il Characteristics ········56
12.1 Ab	solute Maximum Ratings ·······56 commended PWR Supply ·······56
12.2 Red	commended PWR Supply56
12.3 DC	Characteristics
12.4 PW	/R Consumption 57
12.5.1 12.5.2	etooth Characteristics
12.6 Mc	ono Audio ADC57
	reo DAC 58
Acronyms an	d Abbreviations ······59



Revision History

Date	Revision	Description
2016-6-23	1.0	First Release



1 Introduction

Features

- 156MHz 32bit RISC processor Core
- Internal ROM
- Internal RAM for data and program
- Bluetooth 4.2 dual mode support: simultaneous LE and BR/EDR
- Compatible with Bluetooth V4.1/4.0/2.1+EDR
- Supports AFH to dynamically detect channel quality to improve Bluetooth transmission quality
- Bluetooth Piconet and Scatternet support
- Maximum Bluetooth TX power: >4dBm
- Bluetooth RX sensitivity: <-88dBm
- Built-in high performance DAC & ADC
- Supports single-ended Analog microphone
- Integrated PMU supports multiple low energy states
- Linear regulators outputs
- Support low power mode (sniff/sniff sub-rating)
- Standby current 35uA (typical).
- Support SD/MMC/eMMC card interface
- Serial Interfaces: USB1.1FS, UART, TWI
- QFN-40, 5mm*5mm

Actions[®] ATS2815[™] QFN40

Bluetooth Audio Solution

Wireless Audio Applications MMC/SD Card Audio Playback

Bluetooth V4.2

Applications

- Stereo speakers and speakerphones
- Bluetooth car audio unit
- Other Bluetooth applications

More Information please visit: http://www.actions-semi.com



1.1 Overview

The ATS2815 is a highly integrated single-chip Bluetooth audio device. It also can act as traditional card speakers and card-reader for data transmission.

The ATS2815 integrates the high-performance transceiver, rich features baseband processor and Bluetooth audio profile. It meets V4.2 and complies with V4.1/4.0/2.1+EDR, it is also completely backward compatible with Bluetooth V1.1/1.2/2.0 specification. It supports dual mode (BR/EDR), and the links in BR/EDR and LE can be active simultaneously.

ATS2815 integrates high quality and low latency SBC decoder and CVSD codec. It also supports PLC technique and AEC in voice call providing a high audio quality.

The ATS2815 integrates a complete set of power management circuits, flexible memory configuration, and rich interfaces, such as SD/MMC card/USB/UART/TWI and so on. The architecture is fully programmable with any application. It also has the minimum package and the most compact BOM.




Figure 1-1 ATS2815 Application Diagram



1.3 Detail Features

System

- 156MHz 32bit RISC processor Core
- Internal RAM for data and program storage
- 4-channel DMA, including DMA0, DMA1, DMA2 and DMA3, support for transmission in burst 8 mode
- Fully configurable PEQ, up to 14 segments
- Support for echo cancellation and noise reduction
- Support for packet loss concealment

Bluetooth

- Support Bluetooth v4.2 Low Energy (BLE)
- Compatible with Bluetooth V4.1/4.0/2.1+EDR
- Bluetooth 4.2 dual mode support: simultaneous LE and BR/EDR
- Support all packet types in basic rate and enhanced data rate
- Support SCO/eSCO link
- Support secure simple pairing
- Support low power mode (sniff/sniff sub-rating)
- Bluetooth Piconet and Scatternet support
- Maximum Bluetooth TX power: >4dBm
- Bluetooth RX sensitivity: <-88dBm

Audio

- Built-in stereo 16-bit input sigma-delta DACs, SNR>92dB, SNR (A-Weighting)>95dB, THD+N < -81dB
- Built-in mono 16-bit input sigma-delta ADC, SNR>85dB, SNR(A-Weighting)>88dB, THD+N < -72dB
- DAC supports sample rate of 8k/12k/11.025k/16k/22.05k/24k/32k/44.1k/48 kHz
- ADC supports sample rate of 8k/12k/11.025k/16k/22.05k/24k/32k/44.1k/48 kHz

Power Management

- Support Li-Ion battery power supply with battery insert wake up.
- Support power on button & reset button.
- Linear regulator output VCC.
- Linear regulators outputs AVCC, VDD
- Standby current 35uA (typical).
- Low resolution 7-bit A/D converters for system monitor and wire-control.

Physical Interfaces


- 1*SD/MMC/eMMC card interface
- USB1.1FS host or device, support 2 IN endpoint and 1 OUT endpoint except endpoint0
- 1*UART support master or slave mode with RTS/CTS hardware flow control
- 1*TWI supports slave function
- Support 15 GPIO interfaces
- 2*SIRQ supported
- 1*PWM output integrated

Package

• QFN-40, 5mm*5mm



1.4 Pin Assignment



1.5 Pin Descriptions

Table 1-1	ATS2815 Pin	Description
	/	

Pin No.	Pin Name	Pin Type	Function Mux	Pad drive level	GPIO Initial State	Description
1	GPIO11	1/0		2/4/6/8/10/12/1 4/16mA	z	Bit11 of GPIO 1.USB data minus 2.UART_CTS
2	GPIO12	1/0		2/4/6/8/10/12/1 4/16mA	z	Bit12 of GPIO 1.USB data plus 2.UART_RTS



3	GPIO4	A/I/O	TWI_SDA/UART_RX/P WM/LRADC2	2/4/6/8/10/12/14/16 mA	Z	Bit4 of GPIO 1.TWI_SDA 2.UART_RX 3.PWM 4.LRADC2: Low A/D input 2	resolution
4	GPIO7	I/O	UART_RTS/PWM/SPI_ MISO	2/4/6/8/10/12/14/16 mA	Z	Bit7 of GPIO 1.UART_RTS 2.PWM 3.SPI_MISO	
5	GPIO6	A/I/O	UART_CTS/PWM/SIRQ 1	2/4/6/8/10/12/14/16 mA	z	Bit6 of GPIO 1.UART_CTS 2.PWM 3.SIRQ1	
6	GPIO5	1/0	FMCLKOUT/UART_TX/S IRQ0/PWM	2/4/6/8/10/12/14/16 mA	z	Bit5 of GPIO 1.FMCLKOUT 2.UART_TX 3.SIRQ0 4.PWM	
7	GPIO14	I/O	UART_RX	2/4/6/8/10/12/14/16 mA	z	Bit14 of GPIO 1.UART_RX	
8	GPIO13	1/0	UART_TX	2/4/6/8/10/12/14/16 mA	z	Bit13 of GPIO 1.UART_TX	
9	VDDIF	PWRI				IF Power	
10	RFIO	1/0				Bluetooth output/receiver ir	transmitter put
11	VDDRF	PWRI				RF Power	
12	TEST	1/0				Test pin	
13	VDDLO	PWRI				LO Power	
14	VDDDAC	PWRI				DAC Power	
15	VDDADC	PWRO				ADC Power	
16	XI	AI	XI			High frequency crystal OSC input	
17	хо	AO	хо			High frequency output	crystal OSC
18	AVCC	PWRO				Power supply of A	nalog
19	VREFI	AO				Voltage reference	
20	MICIN	A/I/O				Microphone input	
21	VRDA	AO				Audio reference v	oltage
22	AUXR	A/I/O	AUXR/SIO1	2/4/6/8/10/12/14/16 mA		Right channel of A	UX input



-							
23	AUXL	A/I/O	AUXL/SIO0	2/4/6/8/10/12/14/16 mA		Left channel of AUX input	
24	PAGND	GND				Power Amplify GND	
25	AOUTR	A/I/O	AOUTR/SIO3	2/4/6/8/10/12/14/16 mA		Right channel of AUDIO Analog output	
26	AOUTL	A/I/O	AOUTL/SIO2	2/4/6/8/10/12/14/16 mA		Left channel of AUDIO Analog output	
27	ONOFF	AI				All-purpose hardware switch	
28	BAT	PWRI				Battery Voltage input	
29	VCC	PWRO				I/O power	
30	VDD	PWRO				Digital core power	
31	GPIO8	A/I/O	LRADC1	2/4/6/8/10/12/14/16 mA	z	Bit8 of GPIO 1.LRADC1: Low resolution A/D input 1	
32	GPIO3	A/I/O	TWI_SCL/UART_TX/PW M/TEMPADC	2/4/6/8/10/12/14/16 mA	z	Bit3 of GPIO 1.TWI_SCL 2.UART_TX 3.PWM 4.TEPMADC:Temperature A/D input	
33	GPIO10	1/0	UART_RX/SIRQ1/PWM	2/4/6/8/10/12/14/16 mA	z	Bit10 of GPIO 1.UART_RX 2.SIRQ1 3.PWM	
34	GPIO9	1/0	UART_TX/SIRQ0/PWM	2/4/6/8/10/12/14/16 mA	z	Bit9 of GPIO 1.UART_TX 2.SIRQ0 3.PWM	
35	SPI_CLK	0				Clock of SPI	
36	SPI_MOSI	1/0	SPI_MOSI/SPI_MISO	2/4/6/8/10/12/14/16 mA		 Master Output Slave Input of SPI Master Input Slave Output of SPI 	
37	SPI_SS	0	SPI_SS/SPI_MOSI	2/4/6/8/10/12/14/16 mA		 Chip Enable of SPI Master Output Slave Input of SPI 	
38	GPIO0	1/0	SD_CMD	2/4/6/8/10/12/14/16 mA	z	Bit0 of GPIO 1.Command of SD Card	
39	GPIO1	I/O	SD_CLK/UART_RX	2/4/6/8/10/12/14/16 mA	z	Bit1 of GPIO 1.Clock of SD Card 2.UART_RX	
40	GPIO2	1/0	SD_DAT/UART_TX	2/4/6/8/10/12/14/16 mA	z	Bit2 of GPIO 1.Data of SD Card 2.UART_TX	
41	EPAD	GND				Exposed pad as ground	
· -		2	l				

Note: H: high level; L:low level; Z: high resistance



1.6 Package and Drawings




Figure 1-3 ATS2815 Package and Dimension



2 Bluetooth

- Bluetooth 4.2 dual mode support: simultaneous LE and BR/EDR
- Compatible with Bluetooth V4.1/4.0/2.1+EDR
- Support all packet types in basic rate and enhanced data rate
- Support SCO/eSCO link
- Support secure simple pairing
- Support low power mode (sniff/sniff sub-rating)
- Support multiple low energy states
- Support bitpool up to 53 in SBC decoding
- Bluetooth Piconet and Scatternet support

Performance

- Maximum Bluetooth transmitting power: >4dBm
- Bluetooth receiving sensitivity: <-88dBm

3 Processor Core

- 156MHz processor Core
- Internal RAM for data and program storage
- 4-channel DMA, including DMA0, DMA1, DMA2 and DMA3, support for transmission in burst 8 mode

4 Memory Controller

- Operation clock rate up to 156MHz
- Memory Management Unit (MMU)
- Providing channel for DMA accessing internal memory
- Providing channel for CPU accessing internal memory
- Arbitrate the priority of CPU and DMA accessing internal memory
- Providing address remap function, biggest mapping address space is 4G Byte



5 DMA Controller

5.1 Features

- DMA transmission is independent of the CPU.
- Support for memory-to-memory, memory-to-peripheral, peripheral-to-memory.
- 4-channel DMA, including DMA0, DMA1, DMA2, and DMA3, supports for transmission in burst 8 mode. Only one of the four DMA channels can transfer data at the same time.
- DMA0/DMA1/DMA2/DMA3 transmission can be triggered on the occurrence of selected events as following
 - ➢ SD/MMC DRQ
 - ➢ UART-RX DRQ
 - ➢ UART-TX DRQ
- Each channel can send two interrupts to the CPU on completion of certain operational events as following:
 - DMA3HFIP
 - ➢ DMA2HFIP
 - > DMA1HFIP
 - > DMA0HFIP
 - DMA3TCIP
 - DMA2TCIP
 - > DMA1TCIP
 - DMA0TCIP

5.2 Memory and Peripheral Access Description

5.2.1 DMA channel priority

The DMA can access the memory block, once the DMA obtains a highest priority and the DMA channel occupies the DMA bus according to the following internal priority table of DMA channels. The possible combinations of priority of each DMA channel are listed below:

table 5 1 Honey of Each Divin Chaimer						
Priority	Priority0 x0 (High Priority)	Priority1 x1	Priority2 x2	Priority3 x3 (Low Priority)		
0	DMA0	DMA1	DMA2	DMA3		
1	DMA1	DMA0	DMA2	DMA3		
2	DMA2	DMA0	DMA1	DMA3		
3	DMA3	DMA0	DMA1	DMA2		

Table 5-1 Priority of Each DMA Channel

5.3 DMA Register List

Table 5-2 DMA Control Group Base Address

Name	Physical Base Address	KSEG1 Base Address
DMAController	0xC00C0000	0xC00C0000

Table 5-3 DMA Controller Register List

Offset Register Name Description						
	Offset	Register Name	Description			



0x0000000	DMAPRIORITY	DMA priority register
0x00000004	DMAIP	DMA interrupt pending register
0x0000008	DMAIE	DMA interrupt enable register
0x0000010	DMA0CTL	DMA0 control register
0x00000014	DMA0SADDR	DMA0 source address register
0x0000018	DMA0DADDR	DMA0 destination address register
0x0000001c	DMAOFRAMELEN	DMA0 frame length register
0x0000020	DMA1CTL	DMA1 control register
0x00000024	DMA1SADDR	DMA1 source address register
0x0000028	DMA1DADDR	DMA1 destination address register
0x0000002c	DMA1FRAMELEN	DMA1 frame length register
0x0000030	DMA2CTL	DMA2 control register
0x00000034	DMA2SADDR	DMA2 source address register
0x0000038	DMA2DADDR	DMA2 destination address register
0x000003c	DMA2FRAMELEN	DMA2 frame length register
0x00000040	DMA3CTL	DMA3 control register
0x00000044	DMA3SADDR	DMA3 source address register
0x00000048	DMA3DADDR	DMA3 destination address register
0x000004c	DMA3FRAMELEN	DMA3 frame length register

5.4 DMA Register Description

5.4.1 DMAPRIORITY

DMAPRIORITY (DMA Priority Register, offset = 0x0000000)

Bit(s)	Name	Description	Access	Reset
31:2	-	Reserved	-	-
1:0	PRIORITYTAB	DMA Priority table : 2'd0 : DMA0>DMA1>DMA2>DMA3 2'd1 : DMA1>DMA0>DMA2>DMA3 2'd2 : DMA2>DMA0>DMA1>DMA3 2'd3 : DMA3>DMA0>DMA1>DMA2	RW	0x0

5.4.2 DMAIP

DMAIP (DMA Interrupt Pending Register, offset = 0x00000004)

Bit(s)	Name	Description	Access	Reset
31:12		Reserved	-	-
11	DMA3HFIP	DMA3 Half Transmission IRQ Pending This bit can be written '1' to clear. ⁽¹⁾	RW	0x0
10	DMA2HFIP	DMA2 Half Transmission IRQ Pending This bit can be written '1' to clear. ⁽¹⁾	RW	0x0
9	DMA1HFIP	DMA1 Half Transmission IRQ Pending This bit can be written '1' to clear. ⁽¹⁾	RW	0x0
8	DMA0HFIP	DMA0 Half Transmission IRQ Pending This bit can be written '1' to clear. ⁽¹⁾	RW	0x0
7:4	-	Reserved	-	-
3	DMA3TCIP	DMA3 Transmission Complete IRQ Pending This bit can be written '1' to clear.	RW	0x0
2	DMA2TCIP	DMA2 Transmission Complete IRQ Pending	RW	0x0



		This bit can be written '1' to clear.		
1		DMA1 Transmission Complete IRQ Pending This bit can be written '1' to clear.	RW	0x0
0	DMA0TCIP	DMA0 Transmission Complete IRQ Pending This bit can be written '1' to clear.	RW	0x0

5.4.3 DMAIE

DMAIE (DMA Interrupt Enable Register, offset = 0x0000008)

Bit(s)	Name	Description	Access	Reset
31:12	-	Reserved	-	-
		DMA3 Half Transmission Complete IRQ enable:		
11	DMA3HFIE	0: Disable Half Transmission Complete interrupt;	RW	0x0
		1: Enable Half Transmission Complete interrupt.		
		DMA2 Half Transmission Complete IRQ enable:		
10	DMA2HFIE	0: Disable Half Transmission Complete interrupt;	RW	0x0
		1: Enable Half Transmission Complete interrupt.		
		DMA1 Half Transmission Complete IRQ enable:		
9	DMA1HFIE	0: Disable Half Transmission Complete interrupt;	RW	0x0
		1: Enable Half Transmission Complete interrupt.		
		DMA0 Half Transmission Complete IRQ enable:		
8	DMA0HFIE	0: Disable Half Transmission Complete interrupt;	RW	0x0
		1: Enable Half Transmission Complete interrupt.		
7:4	-	Reserved	-	-
		DMA3 Transmission Complete IRQ Enable:		
3	DMA3TCIE	0: disable DMA3 Transmission Complete interrupt	RW	0x0
		1: enable DMA3 Transmission Complete interrupt		
		DMA2 Transmission Complete IRQ Enable:		
2	DMA2TCIE	0: disable DMA2 Transmission Complete interrupt	RW	0x0
		1: enable DMA2 Transmission Complete interrupt		
		DMA1 Transmission Complete IRQ Enable:		
1	DMA1TCIE	0: disable DMA1 Transmission Complete interrupt	RW	0x0
		1: enable DMA1 Transmission Complete interrupt		
		DMA0 Transmission Complete IRQ Enable:		
0	DMA0TCIE	0: disable DMA0 Transmission Complete interrupt	RW	0x0
		1: enable DMA0 Transmission Complete interrupt		

5.4.4 DMA0CTL

DMA0CTL (DMA0 control Register, offset = 0x00000010)

Bit(s)	Name	Description	Access	Reset
31:11	-	Reserved	-	-
		Destination type:		
10:8	DSTTYPE	3'b000: memory	RW	0~0
10.8	DSTITPE	3'b011: UARTO TX FIFO	RVV	0x0
		Others: reserved		
7	-	Reserved	-	-
		Source type:		0x0
6:4	SRCTYPE	3'b000: memory	RW	
0.4	SKCITPE	3'b011: UARTO RX FIFO	RVV	
		Others: reserved		
3:2	-	Reserved	-	-
1	RELOAD	Reload the DMA controller registers and start DMA	RW	0x0



		transmission after current DMA transmission is complete: 0: disable reload mode 1: enable reload mode		
0	DMAOSTART	DMA0 start bit: A low-to-high conversion of this bit will lead to load source address, destination address, destination step size, source step size, transfer type, burst length, DRQ type, and data width to the DMA controller. This bit will be automatically cleared by the DMA0 controller if the DMA0 transmission is complete or DMA0 transmission error occurs. This bit can be written '0' to abort DMA0 transmission.	RW	0x0

5.4.5 DMA0SADDR

DMA0SADDR (DMA0 Source Address Register, offset = 0x00000014)

Bit(s)	Name	Description	Access	Reset
31:19	-	Reserved	-	-
18:0	DMA0SADDR	The source address of DMA0 transmission. The bit[0] is no effect if data width is 16-bit. The bit[1:0] is no effect if data width is 32-bit.	RW	0x0

5.4.6 DMA0DADDR

DMA0DADDR (DMA0 Destination Address Register, offset = 0x0000018)

Bit(s)	Name	Description	Access	Reset
31:19	-	Reserved	-	-
		The destination address of DMA0 transmission.		
18:0	DMA0DADDR	The bit[0] is no effect if data width is 16-bit.	RW	0x0
		The bit[1:0] is no effect if data width is 32-bit.		

5.4.7 DMA0FRAMELEN

DMA0FRAMELEN (DMA0 Frame Length Register, offset = 0x0000001c)

Bit(s)	Name	Description	Access	Reset
31:18	-	Reserved	-	-
17:0	DMA0FRAMELE N	The frame length of DMA0 transmission.	RW	0x0

5.4.8 DMA1CTL

DMA1CTL (DMA1 control Register, offset = 0x0000020)

Bit(s)	Name	Description	Access	Reset
31:11	-	Reserved	-	-
		Destination type:		
10:8	DSTTYPE	3'b000: memory	RW	0.0
10.8	DSTITPE	3'b011: UARTO TX FIFO	r vv	0x0
		Others: reserved		
7	-	Reserved	-	-
6:4	SRCTYPE	Source type: 3'b000: memory 3'b011: UARTO RX FIFO Others: reserved	RW	0x0
3:2	-	Reserved	-	-



1	RELOAD	Reload the DMA controller registers and start DMA transmission after current DMA transmission is complete: 0: disable reload mode 1: enable reload mode		0x0
0	DMA1START	DMA1 start bit: A low-to-high conversion of this bit will lead to load source address, destination address, destination step size, source step size, transfer type, burst length, DRQ type, and data width to the DMA controller. This bit will be automatically cleared by the DMA1 controller if the DMA1 transmission is complete or DMA1 transmission error occurs. This bit can be written '0' to abort DMA1 transmission.	RW	0x0

5.4.9 DMA1SADDR

DMA1SADDR (DMA1 Source Address Register, offset = 0x00000024)

	DMA1SAD	DR rce Address Register, offset = 0x00000024)		
Bit(s)	Name	Description	Access	Reset
31:19	-	Reserved	-	-
18:0	DMA1SADDR	The source address of DMA1 transmission. The bit[0] is no effect if data width is 16-bit. The bit[1:0] is no effect if data width is 32-bit.	RW	0x0

5.4.10 DMA1DADDR

DMA1DADDR (DMA1 Destination Address Register, offset = 0x0000028)

Bit(s)	Name	Description	Access	Reset
31:19	-	Reserved	-	-
18:0	DMA1DADDR	The destination address of DMA1 transmission. The bit[0] is no effect if data width is 16-bit. The bit[1:0] is no effect if data width is 32-bit.	RW	0x0

5.4.11 DMA1FRAMELEN

DMA1FRAMELEN (DMA1 Frame Length Register, offset = 0x0000002c)

Bit(s)	Name	Description	Access	Reset
31:18		Reserved	-	-
17:0	DMA1FRAMELE N	The frame length of DMA1 transmission.	RW	0x0

5.4.12 DMA2CTL

DMA2CTL (DMA2 control Register, offset = 0x00000030)

Bit(s)	Name	Description	Access	Reset
31:11	-	Reserved	-	-
10:8	DSTTYPE	Destination type: 3'b000: memory 3'b011: UARTO TX FIFO Others: reserved	RW	0x0
7	-	Reserved	-	-
6:4	SRCTYPE	Source type: 3'b000: memory 3'b011: UARTO RX FIFO Others: reserved	RW	0x0



3:2	-	Reserved	-	-
1	RELOAD	Reload the DMA controller registers and start DMA transmission after current DMA transmission is complete: 0: disable reload mode 1: enable reload mode	RW	0x0
0	DMA2START	DMA2 start bit: A low-to-high conversion of this bit will lead to load source address, destination address, destination step size, source step size, transfer type, burst length, DRQ type, and data width to the DMA controller. This bit will be automatically cleared by the DMA2 controller if the DMA2 transmission is complete or DMA2 transmission error occurs. This bit can be written '0' to abort DMA2 transmission.	RW	0x0

5.4.13 DMA2SADDR

DMA2SADDR (DMA2 Source Address Register, offset = 0x00000034)

Bit(s)	Name	Description	Access	Reset
31:19	-	Reserved	-	-
		The source address of DMA2 transmission.		
18:0	DMA2SADDR	The bit[0] is no effect if data width is 16-bit.	RW	0x0
		The bit[1:0] is no effect if data width is 32-bit.		

5.4.14 DMA2DADDR

DMA2DADDR (DMA2 Destination Address Register, offset = 0x00000038)

Bit(s)	Name	Description	Access	Reset
31:19	-	Reserved	-	-
		The destination address of DMA2 transmission.		
18:0	DMA2DADDR	The bit[0] is no effect if data width is 16-bit.	RW	0x0
		The bit[1:0] is no effect if data width is 32-bit.		

5.4.15 DMA2FRAMELEN

DMA2FRAMELEN (DMA2 Frame Length Register, offset = 0x0000003c)

Bit(s)	Name	Description	Access	Reset
31:18		Reserved	-	-
17:0	DMA2FRAMELE N	The frame length of DMA2 transmission.	RW	0x0

5.4.16 DMA3CTL

DMA3CTL (DMA3 control Register, offset = 0x00000040)

Bit(s)	Name	Description	Access	Reset
31:11	-	Reserved	-	-
10:8		Destination type:		
	DCTTVDE	3'b000: memory	DIA	00
	DSTTYPE	3'b011: UARTO TX FIFO	RW	UXU
		Others: reserved		
7	-	Reserved	-	-
		Source type:		
6:4	SRCTYPE	3'b000: memory	RW	0x0
		3'b011: UARTO RX FIFO		- 0x0 - 0x0



		Others: reserved		
3:2	-	Reserved	-	-
1	RELOAD	Reload the DMA controller registers and start DMA transmission after current DMA transmission is complete: 0: disable reload mode 1: enable reload mode	RW	0x0
0	DMA3START	DMA3 start bit: A low-to-high conversion of this bit will lead to load source address, destination address, destination step size, source step size, transfer type, burst length, DRQ type, and data width to the DMA controller. This bit will be automatically cleared by the DMA3 controller if the DMA3 transmission is complete or DMA3 transmission error occurs. This bit can be written '0' to abort DMA3 transmission.	RW	0x0

5.4.17 DMA3SADDR

DMA3SADDR (DMA3 Source Address Register, offset = 0x00000044)

Bit(s)	Name	Description	Access	Reset
31:19	-	Reserved	-	-
18:0	DMA3SADDR	The source address of DMA3 transmission. The bit[0] is no effect if data width is 16-bit. The bit[1:0] is no effect if data width is 32-bit.	RW	0x0

5.4.18 DMA3DADDR

DMA3DADDR (DMA3 Destination Address Register 0, offset = 0x00000048)

Bit(s)	Name	Description	Access	Reset
31:19	-	Reserved	-	-
18:0	DMA3DADDR	The destination address of DMA3 transmission. The bit[0] is no effect if data width is 16-bit. The bit[1:0] is no effect if data width is 32-bit.	RW	0x0

5.4.19 DMA3FRAMELEN

DMA3FRAMELEN (DMA3 Frame Length Register, offset = 0x0000004c)

Bit(s)	Name	Description	Access	Reset
31:18	-	Reserved	-	-
17:0	DMA3FRAMELE N	The frame length of DMA3 transmission.	RW	0x0



6 PMU

6.1 Features

The ATS2815 integrates a comprehensive power supply system, including the following features:

- Support Li-Ion battery power supply with battery insert wake up.
- Do not support USB power supply and USB insert wake up.
- Support power on button & reset button.
- Linear regulators output VCC, AVCC and VDD.
- Standby current 35uA (typical).
- Low precision A/D converters for Battery voltage monitor, temperature monitor and wire-controller.

6.2 Module Description

6.2.1 Linear Regulators

The ATS2815 integrates multiple linear regulators; they generate VCC, VDD and AVCC.

6.2.1.1 Regulators Accurate and Maximum Output Current

The output voltages are precisely within $\pm 2\%$. Table below shows data of maximum output current. **Table 6-1 Regulators Maximum Output Current**

LDOs	Input Voltage (V)	Default Output Voltage (V)	Load Capacity (mA)
VCC	BAT(3.4)	3.1	300
AVCC	VCC(3.1)	2.95	40
VDD	VCC(3.1)	1.2	50

6.2.1.2 Regulators Power Down

If the system is to operate from an external power supply, then the internal linear regulators are powered down automatically.

6.2.2 A/D Converters

There are 2 low resolutions 7 bit A/Ds for system monitor, one multiplexed for TEMPADC and BATADC multiplexing, another multiplexed for LRADC1 and LRADC2. And the input voltage range are 0.7V to 2.2V at TEMPADC pin, 1.4V to 4.4V at VBAT pin and 0V to AVCC at LRADC1 and LRADC2.

6.3 Register List

Table 6-2 PMU block base address

Name	Physical Base Address	KSEG1 Base Address
PMU	0xc0020000	0xc0020000

Table 6-3 PMU Block Configuration Registers List



Offset	Register Name	Description
0x14	PMUADC_CTL	PMU ADC frequency and enable Register
0x18	LRADC2_DATA	LRADC2 data Register
0x1c	TEMPADC_DATA	TEMPADC data Register
0x28	LRADC1_DATA	LRADC1 data Register
0x2c	BATADC_DATA	BATADC data Register
0x3c	LRADC1_RES_SET	LRADC1 pull up resistor set Register
0x4c	WKEN_CTL	Wake up source select Register
0x50	WAKE_PD	Wake up source pending Register
0x54	ONOFF_KEY	On/off Key control Register

, ``\

6.4 Register Description

6.4.1 PMUADC_CTL

PMUADC Control Register 0xd3

Offset = 0x14

Bit(s)	Name	Description	Access	Reset
	Name		ALLESS	neset
31:8	-	Reserved	-	-
		BAT/TEMP ADCs Frequency Source Select:		
7	BATADC_FS	0: 125HZ	RW	1
		1: 250HZ		
		LRADC12 Frequency Source Select:		
6	LRADC_FS	0: 125Hz	RW	1
		1: 250Hz		
		7bit LRADC2 A/D enable.		
5	LRADC2_EN	0: disable	RW	0
		1: enable		
		7bit LRADC1 A/D enable.		
4	LRADC1_EN	0: disable	RW	1
		1: enable		
3:2	-	Reserved	-	-
		TEMP A/D enable		
1	TEMPADC_EN	0: disable	RW	1
		1: enable		
		Battery A/D enable		
0	BATADC_EN	0: disable	RW	1
		1: enable		

6.4.2 LRADC2_DATA

LRADC2 DATA Register

Offset =	Offset = 0x18					
Bit(s)	Name	Description	Access	Reset		
15:7	-	Reserved	-	-		
6:0	LRADC2	7bit LRADC2 result. LRADC2 input voltage range is from 0 to AVCC.	R	x		



TEMPADC DATA Register

Offset = 0x1C

Bit(s)	Name	Description	Access	Reset
15:7	-	Reserved	-	-
6:0	TEMPADC	7bit Voltage ADC result, used to detect TEMPADC voltage. Input voltage range is:0.7-2.2V	R	хх

6.4.4 LRADC1_DATA

LRADC1 DATA Register

Offset = 0x28

011000				
Bit(s)	Name	Description	Access	Reset
31:7	-	Reserved		-
6:0	LRADC1	7bit LRADC1 result. LRADC1 input voltage range is from 0 to AVCC.	R	x

6.4.5 BATADC_DATA

BATADC DATA Register

Offset = 0x2C

Bit(s)	Name	Description	Access	Reset
31:7	-	Reserved	-	-
6:0	BATADC	7bit Voltage ADC result, used to detect Battery voltage. Input voltage range is (Li-ion): 1.4-4.4V.	R	хх

6.4.6 LRADC1_RES_SET

LRADC1 pull up resistor set register 0x00

Offset = 0x3c

Bit(s)	Name	Description	Access	Reset
31:6	-	Reserved	-	-
5	R_SEL	LRADC1 pull up resistor select::0: use internal resistor, 100kOhm, 5%1: use external resistor	R/W	0
4:0	-	Reserved	-	-

6.4.7 WKEN_CTL

Wake up source enable register 0x44b

Offset = 0x4C

Bit(s)	Name	Description	Access	Reset	
31:11	-	Reserved	-	-	
10	BATWK_EN	Battery insertion wake up enable: 0: disable 1: enable	RW	1	
9:4	-	Reserved	-	-	
3	RESET_WKEN	Reset key wake up enable: 0: disable	RW	1	



		1: enable		
2	SHORT_WKEN	Onoff key short press wake up enable: 0: disable 1: enable	RW	0
1	LONG_WKEN	Onoff key long press wake up enable: 0: disable 1: enable	RW	1
0	-	Reserved	-	-

Note: delay about 1ms after modifying this register.

6.4.8 WAKE_PD

Wake u	p source pending reg	ister 0x0			
Offset =	= 0x50				
Bit(s)	Name	Description	Access	Reset	
31:9	-	Reserved		-	
8	BATIN_PD	Battery insertion wake up pending bit: 0: no battery insertion wake up 1: battery insertion wake up	RW	0	
7	RESET_PD	Reset key press pending: 0: no reset key pressed 1: reset key pressed Write 1 to clear to 0	RW	0	
6	LONG_PLAY	Long press Play key pending bit: 0: no long press on play key 1: long press on play key Write 1 to clear to 0	RW	0	
5	-	Reserved	-	-	
2	ONOFF_PD	ONOFF wake up pending bit: 0: no ONOFF wake up 1: ONOFF wake up Write 1 to clear to 0	RW	0	
1:0	-	Reserved	-	-	

Note: delay about 1ms after modifying this register.

6.4.9 ONOFF_KEY

ONOFF key control & detect register 0x80d0 Offset = 0x54

Bit(s)	Name	Description	Access	Reset
31:11	-	Reserved -		-
10 RESTART_SET		RESET key function setting: 0: reset vdd domain register, generate pending 1: restart, press reset and enter standby, key uplift will wake up and enter active	RW	0
9:7	ONOFF_PRESS_TI ME	ONOFF_PRESS_TI ONOFF_PRESS_TI ONOFF_PRESS_TI		001



		011: 50ms < t < 1s, short press;		
		t >= 1s, long press;		
		100: 50ms < t < 1.5s, short press;		
		t >= 2s, long press;		
		101: 50ms < t < 2s, short press;		
		t >= 2s, long press;		
		110: 50ms < t < 3s, short press;		
		t >= 3s, long press;		
		111: 50ms < t < 4s, short press;		
		t >= 4s, long press;		
_		ONOFF long press reset function:		
6	ONOFF_RST_EN	0: disable	RW	1
		1: enable		
		Long press ONOFF key send reset signal, time		
		selection:		
	ONOFF_RST_T_SE	00: 6s	D14	0.1
5:4	L	01: 8s	RW	01
		10: 10s		
		11: 12s		
3:2	-	Reserved	-	-
		RESET/RESTART key pressed or not:		
1	ONOFF_PRESS_1	0: RESET key not pressed down	R	0
		1: RESET key pressed down		
		ONOFF key pressed or not:		
0	ONOFF_PRESS_0	0: ONOFF key not pressed down	R	0
		1: ONOFF key pressed down		

Note: delay about 1ms after modifying this register.

ATS2815 Datasheet



7 Audio

- Built-in stereo 16-bit input sigma-delta DACs, SNR>92dB, SNR (A-Weighting)>95dB, THD+N < -81dB
- Built-in mono 16-bit input sigma-delta ADC, SNR>85dB, SNR(A-Weighting)>88dB, THD+N < -72dB
- DAC supports sample rate of 8k/12k/11.025k/16k/22.05k/24k/32k/44.1k/48kHz
- ADC supports sample rate of 8k/12k/11.025k/16k/22.05k/24k/32k/44.1k/48kHz
- Support non-direct drive output.



8 System Control

8.1 RMU

8.1.1 Features

The RMU Controller of ATS2815 has following features:

- The RMU (Reset Management Unit) can reset all the peripherals.
- The MCU can enter power-saving mode by setting the registers of RMU.

8.1.2 Register List

Table 8-1	RMU	diaital	part	base	address
		a.g	P	~~~~	

Name	Physical Base Address		KSEG1 Base Address
RMU_DIGITAL	0xC0000000		0xC0000000

Table 8-2 RMU digital part register list

Offset	Register Name	Description
0x0000000	MRCR	Module Reset Control Register

8.1.3 Register Description

8.1.3.1 MRCR

MRCR (Module Reset Control Register, offset = 0x0000000)

Bit(s)	Name	Description	Access	Reset
31:14	-	Reserved	-	-
		FMCLK Reset:		
13	FMCLK_RESET	0: reset	RW	0
		1: normal		
		AUDIO Controller Reset:		
12	AUDIO_RESET	0: reset	RW	0
		1: normal		
		SDC Controller Reset		
11	SDC_RESET	0: reset	RW	0
		1: normal		
10:9	-	Reserved	-	-
		PWM Controller Reset		
8	PWM_RESET	0: reset	RW	0
		1: normal		
		TWI Controller Reset		
7	TWI_RESET	0: reset	RW	0
		1: normal		
6:5	-	Reserved	-	-
		UART Controller Reset		
4	UART_RESET	0: reset	RW	0
		1: normal		



3:1	-	Reserved	-	-
		DMA Reset		
		0: reset		
0	DMA_RESET	1: normal	RW	0
		The reset bit of DMA controller is act	ive	
		while it is driven by MCU clock.		

8.2 CMU Digital

8.2.1 Features

The CMU (Clock Management Unit) Controller selects HOSC, CORE_PLL, CK_24M, CK_32K as the clock of each peripheral.

8.2.2 Register List

Table 8-3 CNIU Controller Registers Address				
Name	Physical Base Address	KSEG1 Base Address		
CMU_Control_Register	0xC0001000	0xC0001000		

	Table 8-4 CMU Controller Registers				
Offset	Register Name	Description			
0x0000	CMU_SYSCLK	SYSCLK Control Register			
0x0004	CMU_DEVCLKEN	DEVCLKEN Control Register			
0x0010	CMU_SDCLK	SDCLK Control Register			
0x0014	CMU_FMCLK	FMCLK Control Register			
0x0018	CMU_PWMCLK	PWMCLK Control Register			
0x001C	CMU_SPICLK	SPICLK Control Register			
0x0020	CMU_UARTCLK	UARTCLK Control Register			

8.2.3 Register Description

8.2.3.1 CMU_SYSCLK

CMU	_SYSCLK	Control	regist	er
Offset	t = 0x00			

Bits	Name	Description	Access	Reset
31:9	-	Reserved	R	0x0
		S_CLK divisor		
8	AHBCLKDIV	0: /2	RW	0x0
		1: /4		
7:6	-	Reserved	-	-
		CPU_CLK divisor:		
		00: /1		
5:4	CPUCLKDIV	01: /2	RW	0x0
		10: /4		
		11: /8		
3:2	-	Reserved	-	-
1:0	CORE CLKSEL	CORE_CLK select:	RW	0x0
1.0		00: CK_32K		0.00



01: HOSC	
10: CORE_PLL	
11: CK_52M	

8.2.3.2 CMU_DEVCLKEN

CMU_DEVCLKEN Control register

Offset = 0x04

Bits	Name	Description	Access	Reset
31:20	-	Reserved	-	-
		BT RF digital clock enable bit :		
19	BT_RFCLK_EN	0: disable	RW	0
		1: enable		
		BT MODEM clock enable bit:		
18	BT_MODEMCLK_EN	0: disable;	RW	0
		1: enable;		
		BT BB clock enable bit:		
17	BT_BBCLK_EN	0: disable;	RW	0
		1: enable;		
		BT BB 3.2K clock enable bit:		
16	BT_BB3P2K_EN	0: disable;	RW	0
		1: enable;		
15:11	-	Reserved	-	-
		FM clock enable bit:		
10	FMCLKEN	0: disable	RW	0x0
		1: enable		
		PWM clock enable bit:		
9	PWMCLKEN	0: disable	RW	0x0
		1: enable		
		DAC controller clock enable bit:		
8	DACCLKEN	0: disable	RW	0x0
		1: enable		
		ADC controller clock enable bit:		
7	ADCCLKEN	0: disable	RW	0x0
		1: enable		
		SPI controller clock enable bit:		
6	SPICLKEN	0: disable	RW	0x0
		1: enable		
		TWI controller clock enable bit:		
5	TWICLKEN	0: disable	RW	0x0
		1: enable		
		UART controller clock enable bit:		
4	UARTCLKEN	0: disable	RW	0x0
		1: enable		
3	-	Reserved -		-
		USB controller clock enable bit:		
2	USBCLKEN	0: disable	RW	0x0
		1: enable		
		SD card controller clock enable bit:		
1	SDCLKEN	0: disable	RW	0x0
		1: enable		
0		DMA clock enable bit:	RW	0.00
0	DMACLKEN	0: disable	L AA	0x0



1: enable

8.2.3.3 CMU_SDCLK

CMU_SDCLK Control register Offset = 0x10

Bits	Name	Description	Access	Reset
31:9	-	Reserved	-	-
		SD card controller clock select 1:		
8	SDCLKSEL1	0: /1	RW	0x0
		1: /256		
7:5	-	Reserved	-	-
		SD card controller clock select 0:		
4	SDCLKSEL0	0: HOSC	RW	0x0
		1: CORE_PLL		
3	-	Reserved -		-
		SD_CLK divisor		
		000: /1		
		001: /2		
		010: /3		
2:0	SDCLKDIV	011: /4	RW	0x0
		100: /5		
		101: /6		
		110: /7		
		111: /8		

8.2.3.4 CMU_FMCLK

CMU_FMCLK Control register

Offset = 0x14

Bits	Name	Description	Access	Reset
31:2	-	Reserved	-	-
		FM clock select:		
		00: CK_32K		
1:0	FMCLKSEL	01: HOSC	RW	0x0
		10: CORE_PLL/10		
		11: CK_24M		

8.2.3.5 CMU_PWMCLK

CMU_PWMCLK Control register

Offset = 0x18

Bits	Name	Description	Access	Reset
31:9	-	Reserved	-	-
		PWM controller clock select:		
12	PWMCLKSEL	0: CK_32K	RW	0x0
		1: HOSC		
11:9	-	Reserved	-	-
		PWM controller clock divisor:		
8:0	PWMCLKDIV	0: /1	RW	0x0
		1: /2	1	0.0



255: /256	
256: <i>[</i> 512	
257: /1024	
258~511: reserved	

8.2.3.6 CMU_SPICLK

CMU_SPICLK Control register

Offset = 0x1C

Bits	Name	Description	Access	Reset
31:6	-	Reserved	-	-
5:4	SEL	SPI_CLK clock select: 00: CPU_CLK 01: HOSC 10: CORE_PLL 11: CK_48M		0x0
3:0	DIV	11: CK_48M SPI controller clock divisor: 0: /1 1: /2 2: /4 3: /6 4: /8 15: /30		0x0

8.2.3.7 CMU_UARTCLK

CMU_UARTCLK Control register

Offset = 0x20

Bits	Name	Description	Access	Reset
31:1	-	Reserved	-	-
		UART clock select:		
0	SEL	0: HOSC	RW	0x0
		1: CK_24M		

CMU Analog 8.3

8.3.1 Features

Support only one oscillator input: 26MHz ٠

8.3.2 Register List

Table 8-5 CMU Analog Controller Registers Address		
Name Physical Base Address KSEG1 Base Address		KSEG1 Base Address
CMU_Analog_Register	0xC0000100	0xC0000100

Table 8-5 CMU Analog Controller Registers Address	ess
---	-----

Offset	Register Name	Description
		•



0x00

HOSC_CTL

8.3.3 Register Description

8.3.3.1 HOSC_CTL

HOSC control register.

Offset = 0x00(VDD domain)

Bit(s)	Name	Description	Access	Reset
31:19	-	Reserved	-	-
		HOSCI PAD base cap select:		
		00: 0p		
18:17	coarse_cap_xi	01: 5p	RW	10
		10: 10p		
		11: 15p		
16:12	fine_cap_xi	HOSCI PAD trim cap select	RW	0x00
11	-	Reserved	-	-
		HOSCO PAD base cap select:		
		00: 0p		
10:9	coarse_cap_xo	01: 5p	RW	10
		10: 10p		
		11: 15p		
8:4	fine_cap_xo	HOSCO PAD trim cap select	RW	0x00
3:1	-	Reserved	-	-
		HOSC enable:		
0	HOSC_EN	0: disable	RW	1
		1: enable		

8.4 Watchdog Time

8.4.1 Features

- Built-in 32kHz oscillator
- A watch dog which can be configured as IRQ or Reset

8.4.2 Register List

Table 8-7 TIMER	block base	address
	SICCR Subc	addicos

Name	Physical Base Address	KSEG1 Base Address
TIMER	0xC0120000	0xC0120000

Table 8-8 TIMER Controller Registers

Offset	Register Name	Description
0x04	WD_CTL	Watch Dog Control register



8.4.3.1 WD_CTL

Bits	Name	Description	Access	Reset
31:7	-	Reserved	-	-
6	IRQP	Watch dog IRQ pending bit, writing 1 to this bit will clear it	RW	0
5	SIGS	Watchdog Signal (IRQ or Reset-) Select.0: Reset,1: IRQ 0: Send Reset signal when watchdog overflow. 1: Send IRQ signal when watchdog overflow.	RW	0
4	WDEN	Watch Dog timer enable, when WD timer is enabled and the WD timer overflows, an internal reset (WDRST-) is generated to force the system into reset status and then reboot.	RW	0
3:1	CLKSEL	Watch Dog timer Clock Select,WDCKSClock Selected Watch Dog LengthThe watch dog's overflow value is 180.0001khz176 ms001512hz352 ms010256hz703ms011128hz1.4 s10064hz2.8s10132hz5.6 s11016hz11111.25ms	RW	0
0	CLR	Clear bit, write 1 to clear WD timer, cleared automatically	RW	0

INTC (Exceptions and Interrupts Controller) 8.5

8.5.1 Features

The ATS2815 uses RISC32 processor. The ATS2815 also adds additional controller to manage up to 32 interrupt sources.

Table below shows all interrupt sources.

Table 8-9 Interrupt sources			
Interrupt Number	Sources	Туре	
0	Reserved	-	
1	PMU	High Level	
2	WatchDog	High Level	
3~5	Reserved	-	
6	UART	High Level	
7	SIRQ0	High Level	
8	Reserved	-	
9	SPI	High Level	
10	Reserved	-	
11	TWI	High Level	
12	Reserved	-	
13	SIRQ1	High Level	

Table 8-9 Interrupt sources



14	DAC	High Level
15	ADC	High Level
16	Reserved	-
17	Reserved	-
18	DMA0	High Level
19	DMA1	High Level
20	DMA2	High Level
21	DMA3	High Level
22~31	Reserved	-

8.5.2 Register List

The ATS2815 implements a controller to handle 32 interrupt request, the registers are listed below:

Table 8-10 Table Interrupt Controller base address				
Name	Physical Base Address	KSEG1 Base Address		
InterruptController	0xC00B0000	0xC00B0000		

Table 8-11 Interrupt Controller Registers

Offset	Register Name	Description
0x0000000	INTC_PD	Interrupt Pending register
0x0000004	INTC_MSK	Interrupt Mask register
0x0000014	INTC_EXTCTL	External interrupt control register
0x0000018	INTC_EXTIP	External interrupt status register

8.5.3 Register Description

8.5.3.1 INTC_PD

INTC_PD (Interrupt Pending Register, offset = 0x0000000)

Bit(s)	Name	Description	Access	Reset
31:22	-	Reserved	-	-
21	DMA3_IP	DMA3 controller interrupt pending bit	R	0
20	DMA2_IP	DMA2 controller interrupt pending bit	R	0
19	DMA1_IP	DMA1 controller interrupt pending bit	R	0
18	DMA0_IP	DMA0 controller interrupt pending bit	R	0
17	-	Reserved	-	-
16	-	Reserved	-	-
15	ADC_IP	ADC interrupt pending bit	R	0
14	DAC_TX_IP	DAC interrupt pending bit	R	0
13	SIRQ1_IP	SIRQ1 interrupt pending bit	R	0
12	-	Reserved	-	-
11	TWI_IP	TWI interrupt pending bit	R	0
10	-	Reserved	-	-
9	SPI_IP	SPI interrupt pending bit	R	0
8	-	Reserved	-	-
7	SIRQ0_IP	SIRQ0 interrupt pending bit	R	0
6	UART_IP	UART interrupt pending bit	R	0
5:3	-	Reserved	-	-



2	WD_IP	WatchDog interrupt pending bit	R	0
1	PMU_IP	PMU pending	R	0
0	-	Reserved	-	-

Note:

- (1) Interrupt Pending bits can not be cleared by writing 1. These bits are automatically cleared only by clear all the corresponding interrupt pending bits of the device register, otherwise unchanged.
- (2) 0: no interrupt request; 1: interrupt request detected

8.5.3.2 INTC_MSK

Bit(s)	Name	Description	Access	Reset
31:22	-	Reserved	-	-
21	DMA3_IM	DMA3 controller interrupt mask bit	RW	0
20	DMA2_IM	DMA2 controller interrupt mask bit	RW	0
19	DMA1_IM	DMA1 controller interrupt mask bit	RW	0
18	DMA0_IM	DMA0 controller interrupt mask bit	RW	0
17	-	Reserved	-	-
16	-	Reserved	-	-
15	ADC_IM	ADC interrupt mask bit	RW	0
14	DAC_TX_IM	DAC interrupt mask bit	RW	0
13	SIRQ1_IM	SIRQ1 interrupt mask bit	RW	0
12	-	Reserved	-	-
11	TWI_IM	TWI interrupt mask bit	RW	0
10	-	Reserved	-	-
9	SPI_IM	SPI interrupt mask bit	RW	0
8	-	Reserved	-	-
7	SIRQ0_IM	SIRQ0 interrupt mask bit	RW	0
6	UART_IM	UART interrupt mask bit	RW	0
5:3	-	Reserved	-	-
2	WD_IM	WatchDog interrupt mask bit	RW	0
1	PMU_IM	PMU interrupt mask bit	RW	0
0	-	Reserved	-	-

INTC_MSK (Interrupt Mask Register, offset = 0x00000004)

Note:

0: Interrupt is masked. 1: Interrupt is unmasked.

8.5.3.3 INTC_EXTCTL

INTC_EXTCTL (External Interrupt Control register, offset = 0x00000014)

Bit(s)	Name	Description	Access	Reset
31:4	-	Reserved	-	-
		External Interrupt 1 Type		
3	EXTYPE1	0: Rising edge-triggered;	RW	0
		1: Falling edge-triggered.		
2	-	Reserved	-	-
		External Interrupt 0 Type		
1	EXTYPE0	0: Rising edge-triggered;	RW	0
		1: Falling edge-triggered.		
0	-	Reserved	-	-





INTC_IP (External Interrupt Pending register, offset = 0x00000018)

Bit(s)	Name	Description	Access	Reset
31:2	-	Reserved	-	-
		External Interrupt 1 Pending		
		0: External interrupt source 1 is not active.		
1 E1PD	E1PD	1: External interrupt source 1 is active.	RW	0
		Write 1 to will clear this bit. This bit must be cleared		
		by software before trigger a new interrupt pending.		
		External Interrupt 0 Pending		
		0: External interrupt source 0 is not active.		
0 E	EOPD	1: External interrupt source 0 is active.	RW	0
		Write 1 to will clear this bit. This bit must be cleared		
		by software before trigger a new interrupt pending.		



9 Storage

SD/MMC Card Controller Features

- Fully compliant with MMC Specification 4.0
- Fully compliant with SD card Specification 2.0
- Integrated Watchdog timeout Counter to report Exception happening.
- Integrated Pull up resistance (value 51Komh) for Data and CMD Line.
- Integrated CRC calculate and check circuit.
- Support 3.1V CLK PAD voltage.
- Support 3.1V CMD PAD voltage.
- Support 3.1V DAT PAD voltage.
- Maximal SD interface Clock: 50MHz
- Support SD 1line bus.
- Band Width: 6.25MByte/S (max)



10 Transfer and Communication

10.1 USB

10.1.1 Features

- Comply with the USB1.1 Specification, support host or device mode
- Support point-to-point communication with one full-speed device in Host mode (no HUB support).
- Support full-speed in peripheral mode.
- Support 2 IN endpoint and 1 OUT endpoint except endpoint0.
- Support bulk Isochronous and Interrupt transfer.
- Partially configurable endpoint type and single, double triple or quad buffering.
- Integrated synchronous RAM as endpoint FIFOs.
- Support suspend, resume and power management function.
- Support remote wakeup.

10.1.2 Register List

Table 10-1 USB Controller Registers Address

Name	Physical Base Address	KSEG1 Base Address
USB_CONTROLLER_REGISTERS	0xC0080000	0xC0080000

Table 10-2 USB Controller Registers

Offset	Register Name	Description
0x419	LINESTATUS	Line status register
0x41A	DPDMCTRL	DPDM control register

10.1.3 Register Description

μ.

10.1.3.1 LINESTATUS

Line status register

Offset = 0x419

Bit (s)	Name	Description	Access	Reset
7:5	-	Reserved	-	-
4:3	USB_LS	USB linestate[1:0] Linestate0:DP	R	00
		Linestase1:DM		
2:0	-	Reserved	-	-

10.1.3.2 DPDMCTRL

DP DM control register

Offset = 0x41A

Bit (s)	Name	Description	Access	Reset
7	-	Reserved	-	-



6	PLUGIN	This bit Indicated the USB connection status when Linedeten is enabled. 1: connect 0: disconnect	R	x
5	-	Reserved	-	-
4	LINEDETEN	Line status detect enable 1: enable 0: disable	RW	1
3	DMPUEN	500Kohm DM pull up resistor enable. 1: enable 0: disable	RW	1
2	DPPUEN	500Kohm DP pull up resistor enable. 1: enable 0: disable	RW	1
1	DMPDDIS	DM pull down disable. 1: disable 0: enable	RW	1
0	DPPDDIS	DP pull down disable. 1: disable 0: enable	RW	1

10.2 TWI

10.2.1 Features

- Only support slave mode
- Support standard mode (100kbps) and fast-speed mode (400kpbs)
- Multi-master, Hi-speed mode and 10bit address mode not support
- Internal Pull-Up Resistor (10k) optional

10.2.2 Function Description

Two wire interfaces (TWI) bus is used to communicate across circuit-board distances. At the low end of the spectrum of communication options for "inside the box" communication is TWI.

TWI provides support for communication with various slow, on-board peripheral devices that are accessed intermittently, while being extremely modest in its hardware resource needs. It is a simple, low-bandwidth, short-distance protocol. Most available TWI devices operate at speeds up to 400Kbit/s, with some venturing up into the low megahertz range. TWI is easy to use to link multiple devices together since it has a built-in addressing scheme.


Note:

- 1. The TWI module is in Slave mode by default.
- 2. Generate the IRQ while the bus status changes.
 - A byte transfer complete, include transmit and receive data or address
 - A stop bit detected
- 3. Release the bus by software after receiving data or address.

10.2.3 Operation Manual

Slave mode:





10.2.4 Register List

Name	Physical Base Address	KSEG1 Base Address		
TWI	0xc0130000	0xc0130000		

Table 10-4 TWI Registers Offset Address

Offset	Register Name	Description		
0x0000	TWI_CTL	TWI Control Register		
0x0004	TWI_STAT	TWI Status Register		
0x0008	TWI_ADDR	TWI Address Register		
0x000c	TWI_DAT	TWI Data Register		



10.2.5 Register Description

10.2.5.1 TWI_CTL

TWI Control Register

Offset=0x0000

Bits	Name	Description	Access	Reset
31:8	-	Reserved	-	-
7	EN	Enable. When disable, reset the status machine to IDLE. 0: Disable 1: Enable	RW	0
6:5	-	Reserved	-	-
4	IRQE	IRQ Enable. When the TWI status changes, generateIRQ.TWI can detect 3 status: complete a byte transfer, stop, bus error.0: Disable1: Enable	RW	0
3:2	-	Reserved	-	-
1	RB	Release Bus. Write 1 to this bit will release the bus. MCU should write 1 to this bit after transmitting or receiving the last bit of a whole transfer, or detecting STOP condition. This bit would be cleared by hardware.	RW	0
0	GACK	Generating Acknowledge signal. In receive mode: 0: Generating the ACK signal to the transmitter at 9th clock of SCL 1: generate the NACK signal at 9th clock of SCL	RW	0

10.2.5.2 TWI_STAT

TWI Status Register

Offset	=0x00	04	

Bits	Name	Description	Access	Reset
31: 9	-	Reserved	-	-
8	тсв	Transfer Complete Bit 0: not finish transfer 1: A byte transfer finish, include transfer the ACK or NACK bit Write "1" to clear this bit	RW	0
7	STPD	Stop Detect bitWriting 1 to the bit will clear it.0: Stop bit is not detected1: Stop bit is detected	RW	0
6	STAD	Start Detect bit, include restart. Writing 1 to the bit will clear it. 0: Start bit is not detected 1: Start bit is detected	RW	0



5	RWST	Read/Write Status bit for slave mode. When in slave mode, this bit reflects the master device read from or write to the slave device if the last address is matched. This bit is valid before the next start bit, stop bit or NAK bit occurred. 1: Read 0: Write	R	0
4	LBST	Last Byte Status bit. 0: Indicate the last byte received or transmitted is address 1: Indicate the last byte received or transmitted is data	R	0
3	IRQP	IRQ Pending bit. Writing 1 to this bit will clear it. 1: IRQ 0: No IRQ	RW	0
2	BBB	Bus Busy Bit 0: Not busy 1: Busy This bit will set to 1 while the start command detected, and set to 0 after the stop command	R	0
1	BEB	Bus Error Bit 0: No error occur 1: Bus error occur Write "1" to clear this bit Generate error bit when following conditions occur: Detect stop bit right after detecting start/restart bit. Detect stop start bit when sending or receiving data.	RW	0
0	RACK	In transmit mode: 0: Has not received the ACK signal 1: Has received the ACK signal. This bit will be cleared when the 9th clock of the next SCL arrived automatically.	R	0

10.2.5.3 TWI_ADDR

TWI Address Register

Offset=0x0008

Bits	Name	Description	Access	Reset
31:8	-	Reserved	-	-
7:1	SDAD	Slave Device Address. In master mode, these bits are TWI slave device address. In slave mode, these bits are used to compare with the address that the master device sends out.	RW	0
0	-	Reserved	-	-

10.2.5.4 TWI_DAT

TWI Data Register Offset=0x000C

Bits	Name	Description	Access	Reset
31:8	-	Reserved	-	-
7:0	TXRXDAT	TWIDAT contains the byte to be transmitted on the TWI-bus or a byte that has been received from the	RW	0



10.3 UART


10.3.1 Features

ATS2815 support one UART interface, the UART has the following features:

- Support master or slave mode
- 5-8 Data Bits and LSB first in Transmit and Received
- 1-2 Stop Bits
- Even, Odd, or No Parity
- Capable of speeds up to 6Mbps to enable connections with Bluetooth and other peripherals
- Support IRQ and DMA mode to transmit data
- Support RTS/CTS Automatic Hardware Flow Control to reduce interrupts to host system



10.3.2 Operation Manual



10.3.3 Register List

Table 10-5 UART Registers Block Base Address
--

Name	Physical Base Address	KSEG1 Base Address
UART	0xC01A0000	0xC01A0000

Offset	Register Name Description			
0x0000	UART_CTL	UART Control Register		
0x0004	UART_RXDAT	UART Receive FIFO Data Register		
0x0008	UART_TXDAT	UART Transmit FIFO Data Register		
0x000C	UART_STA	UART Status Register		

Table 10-6 UART Registers Offset Address



BAUDRATE divider register

10.3.4 Register Description

10.3.4.1 UART_CTL

UART Control Register Offset=0x0000

Bits	Name	Description	Access	Reset
		UART RX disable		
31	RXDISABLE	0: normal	RW	0
		1: disable		
		UART TX disable		
30	TXDISABLE	0: normal	RW	0
		1: disable		
29:24	-	Reserved	-	-
		UART TX FIFO enable:		
23	TX_FIFO_EN	0: Disable	RW	0
		1: Enable		
		UART RX FIFO enable:		
22	RX_FIFO_EN	0: Disable	RW	0
		1: Enable		
		UART TX FIFO Clock Select		
21	TXAHB_DMA_SEL	0: AHB Clock	RW	0
		1:DMA Clock		
		Loop Back Enable.		
		Set this bit to enable a loop back mode that data		
		coming on the output will be presented on the input.		
20	LBEN	And if we enable AFE, UART_RST's output will be	RW	0
		presented on UART_CTS.		
		0: Disable		
		1: Enable		
		UART TX IRQ Enable.		
19	TXIE	0: Disable	RW	0
		1: Enable		
		UART RX IRQ Enable.		
18	RXIE	0: Disable	RW	0
		1: Enable		
		UART TX DRQ Enable.		
17	TXDE	0: Disable	RW	0
		1: Enable		
		UART RX DRQ Enable.		
16	RXDE	0: Disable	RW	0
		1: Enable		
		UART Enable.		
15	EN	0:disable	RW	0
		1: enable		
		UART RX FIFO Clock Select		
14	RXAHB_DMA_SEL	0: AHB Clock	RW	0
		1:DMA Clock		
13	RTSE	RTS Enable.	RW	0



		When this hit is set request to say date		
		When this bit is set, request to send data.		
		Note: This bit has no effect if Autoflow enable bit is		
		set.		
		0: request to send data		
		1: no request		
		Autoflow mode Enable		
		Setting this bit enables automatic hardware flow		
12	AFE	control. Enabling this mode overrides software control	RW	0
12	AFE	of the signals.	RVV	0
		0: Autoflow mode disable (normal mode)		
		1: Autoflow mode enable		
		UART RX DRQ/IRQ Control		
		00: set when RX FIFO received at least one byte data		
		in IRQ mode.		
		01: set when RX FIFO received 4 bytes data in IRQ		
		mode		
11:10	RDIC	10: set when RX FIFO received 8 bytes data in	RW	00
11.10		IRQ/DRQ mode		00
		11: set when RX FIFO received 12 bytes data in		
		IRQ/DRQ mode		
		In DMA burst mode (normal DMA), DO not set 00,01		
		because at least 8 bytes necessary.		
		UART TX DRQ/IRQ Control		
		00: set when TX FIFO is at least 1 byte empty in IRQ		
		mode.		
		01: set when TX FIFO is 4 bytes empty in IRQ mode.		
9:8	TDIC	10: set when TX FIFO is 8 bytes empty in IRQ/DRQ	RW	00
9.0	TDIC	mode.		00
		11: set when TX FIFO is 12 bytes empty in IRQ/DRQ		
		mode.		
		In DMA mode, DO not set 00,01 because at least 8		
		bytes necessary.		
		CTS Enable.		
		If this bit is 1, the transmitter checks CTS- before		
		sending the next data byte.		
7	CTSE	Note: This bit has no effect if Autoflow enable bit is	RW	0
ľ		set.		- C
		0: do not checks CTS- before sending		
		1: checks CTS- before sending		
		Parity Select.		
		-		
		Bit 6: PEN, Parity enable		
		Bit 5: STKP, Stick parity		
		Bit 4: EPS, Even parity		
6:4	PRS	PEN STKP EPS Selected Parity	RW	000
		0 x x None		
		1 0 0 Odd		
		1 0 1 logic 1		
		1 1 0 Even		
		1 1 1 logic 0		
3	-	Reserved	-	-
		STOP Select.		
2	CTDC	If this bit is 0, 1 stop bit is generated in transmission. If		
2	STPS	this bit is 1, 2 stop bits are generated.	RW	0
		0: 1 stop bit		
			1	



ATS2815 Datasheet

		1: 2 stop bit		
		Data Width Length Select.		
		00: 5 bits		
1:0	DWLS	01: 6 bits	RW	00
		10: 7 bits		
		11: 8 bits		

10.3.4.2 UART_RXDAT

UART Receive FIFO Data Register

Offset=0x0004

Bits	Name	Description	Access	Reset
31:8	-	Reserved	-	-
7:0	RXDAT	Received Data. The depth of FIFO is 8bit×16levels.	R	x

10.3.4.3 UART_TXDAT

UART Transmit FIFO Data Register

Offset=0x0008

Bits	Name	Description		Reset
31:8	-	Reserved	-	-
7:0	TXDAT	Transmitted Data. The depth of FIFO is 8bit×16 levels	W	0

10.3.4.4 UART_STA

UART Status Register

Offset=0x000c

Bits	Name	Description	Access	Reset
31:24	-	Reserved	-	-
		Parity Status.		
		0: Parity OK		
23	PAER	1: Parity error.	RW	0
		Writing 1 to the bit will clear the bit.		
		When parity error.		
		Stop Status.		
	STER	0: Stop OK	RW	
22		1: Stop error.		0
		Writing 1 to the bit will clear the bit.		
		When stop bit detect error.		
		UART TX busy bit		
21	UTBB	0:not busy, TX FIFO is empty and all data be shift out	R	0
		1:busy		
20:16	TXFL	TX FIFO Level.	R	10000
20.10		The field indicates the current TX FIFO empty level.	IX.	10000
15:11	RXFL	RX FIFO Level.	R	0
13.11	KAFL	The field indicates the current RX FIFO level of valid data.	N N	0
10	TFES	TX FIFO empty Status	R	1
10	11 L3	0: no empty	IX .	1



		1: empty		
		RX FIFO full Status		
9	RFFS	0: no full	R	0
		1: full		
8	RTSS	RTS Status.	R	0
0	1135	The bit reflects the status of the external RTS- pin.	n	0
7	CTSS	CTS Status.	R	x
/	C135	The bit reflects the status of the external CTS- pin.	N	^
		TX FIFO Full.		
6	TFFU	1: Full	R	0
		0: No Full		
		RX FIFO Empty.		
5	RFEM	1: Empty	R	1
		0: No Empty		
		Receive Status.		
		0: receive OK		
4	RXST	1: receive error.	RW	0
		Writing 1 to the bit will clear the bit.		
		When clock error.		
		TX FIFO Error.		
3	TFER	0: No Error	RW	0
5		1: Error		Ũ
		Writing 1 to the bit will clear the bit.		
		RX FIFO Error.		
2	RXER	0: No Error	RW	0
-		1: Error		U U
		Writing 1 to the bit will clear the bit.		
		TX IRQ Pending Bit.		
1	TIP	0: No IRQ	RW	1
		1: IRQ		-
		Writing 1 to the bit to clear the bit.		
		RX IRQ Pending Bit.		
0	RIP	0: No IRQ	RW	0
J.		1: IRQ		
		Writing 1 to the bit to clear it.		

10.3.4.5 UART_BR

UART BAUDRATE divider register

Offset=0x0010

Bits	Name	Description	Access	Reset
31:28	-	Reserved		-
		UART TX BAUDRATE divider		
27:16	TXBRDIV	BaudRate	RW	0x028
27.10	TABILDIV	= Colck_source/BaudRate diveder	L AA	
		Clock_source=HOSC or CK24M, selected by CMU_UARTCLK[0]		
15:12	-	Reserved	-	-
		UART RX BAUDRATE divider		
11:0	RXBRDIV	BaudRate	RW	0x0028
	RABRDIV	= Colck_source/BaudRate diveder	L AA	
		Clock_source=HOSC or CK24M, selected by CMU_UARTCLK[0]		



11 GPIO and I/O Multiplexer

11.1 Features

GPIO (General Purpose Input /Output) MFP:

GPIO can output 0 or 1 and detect the signal level of the external circuit. Each GPIO has its own enable control bit and data registers. But the PADs are limited, so MFP module is designed for multiplexing these PADs. Features of GPIO are listed below:

- Support 15 GPIOs
- All PADs have internal pull down resistors (100KOhm) or pull up resistors (100KOhm)
- Driving strength adjustable
- Automatically switching PAD function


PWM is multiplexing with GPIO, features of PWM are listed below:

- Support 1 PWM output
- Frequency ranges from 0.015625Hz~80K, adjustable. Under normal mode, PWM can output 256 kinds of duty cycles
- Breath mode PWM supports various frequency breathing lights.
- SIO (Special Input /Output) MFP:
- 4 Special I/O ports bring more flexible application possibility.

Settings in actual practice please consult our engineers. The multiplexing relationship can be found in *Pin Description list.*

11.2 Operation Manual

11.2.1 Block Diagram





11.2.2 Multi-function Switch Operation

- 1. Some pin can be multiplexed as three kinds of functions: module function (MFP), GPIO function, Analog function, which can be configured by setting registers of MFP_CTL, GPIOINEN / GPIOOUTEN, and AD_SELECT.
- 2. The function priority of some multiplexed pin are Analog function > GPIO function > MFP function. GPIO and MFP are digital functions.
- 3. Some pin can be multiplexed as analog function and digital function. If the pin is used as digital function, analog function must be disabled firstly by setting AD_SELECT register.
- 4. Some MFP modules have their own pull-up and pull-down resistors, referring the chapter Pad PU control register and Pad PD control register; when the pin is multiplexed as MFP module function, the modules pull-up/pull-down resistors will be enabled automatically and the pull-up/pull-down resistors of GPIOs must be DISABLED, or the voltage level and functions will be abnormal.
- 5. The multiplexing register is AD_SELECT.






Figure 11-3 GPIO Input Configuration

11.2.5 SIO Output


Refer to the procedure as follows to configure an analog pin MICINL as a digital function such as SIOO.







11.2.6 GPIO Output/Input Loop Test








Figure 11-6 PWM Configuration

For example, if Duty =50% and the Blinking period is two seconds, T=2/256, the Frequency of the PWM controller clock is 1/T=128Hz, So CMU_PWMxCLK can be configured as 0xF9, PWMx_CTL can be configured as 0x0800007F.

11.3 Register List

Table 11-1 Table GPIO_MFP Controller Registers Address

Name	Physical Base Address	KSEG1 Base Address
GPIO_MFP	0xc0090000	0xc0090000

Table 11-2 GPID&IVIFP Controller Registers					
Offset	Register Name	Description	Voltage		
GPIO Register					
0x0000	GPIOOUTEN	GPIO Output Enable	VDD		
0x0004	GPIOINEN	GPIO Input Enable	VDD		
0x0008	GPIODAT	GPIO Data	VDD		
0x000C	GPIOPUEN	GPIO 100K PU Enable	VDD		
0x0010	GPIOPDEN	GPIO 100K PD Enable	VDD		
0x0014	SIO_OUTEN	SIO Output Enable	VDD		
0x0018	SIO_INEN	SIO Input Enable	VDD		
0x001C	SIO_DAT	SIO Data	VDD		
0x0020	SIO_PUEN	SIO 100K PU Enable	VDD		
0x0024	SIO_PDEN	SIO 100K PD Enable	VDD		
PWM Register	r				
0x0028	PWM_CTL	PWM Output Control	VDD		
MFP Register					
0x002C	MFP_CTL	Multiplexing Control	VDD		
Analog/Digita	l Select Register				
0x0030	AD_Select	Analog/Digital Select	VDD		
PAD Register	PAD Register				
0x0038	PADPUPD	PAD PU PD Resistance Enable	VDD		
0x003C	PAD_SMIT	PAD Schmitt Control Register	VDD		

Table 11-2 GPIO&MFP Controller Registers



0x0040	PADDRVO	PAD Drive Capacity Select 0	VDD
0x0044	PADDRV1	PAD Drive Capacity Select 1	VDD
0x0048	PADDRV2	PAD Drive Capacity Select 2	VDD

11.4 GPIO Register Description

11.4.1 GPIOOUTEN

GPIO Output Enable Register Offset=0x00

Bit(s)	Name	Description	Access	Reset
31:15	-	Reserved	-	-
		GPIO[14:0] Output Enable.		
14:0	GPIOOUTEN	0: Disable	RW	0x0
		1: Enable		

11.4.2 GPIOINEN

GPIO Input Enable Register Offset=0x04

Bit(s)	Name	Description	Access	Reset
31:15	-	Reserved	-	-
14:0	GPIOINEN	GPIO[14:0] Input Enable. 0: Disable 1: Enable	RW	0x0

11.4.3 GPIODAT

GPIO Data Register

Unset-0x00	5			
Bit(s)	Name	Description	Access	Reset
31:15	-	Reserved	-	-
14:0	GPIODAT	GPIO[14:0] Input/Output Data.	RW	0x0

11.4.4 GPIOPUEN

GPIO 50K PU Enable Register Offset=0x0C

Bit(s)	Name	Description	Access	Reset
31:15	-	Reserved	-	-
		GPIO[14:0] 100K PU Enable.		
14:0	GPIOPUEN	0: Disable	RW	0x0
		1: Enable		

11.4.5 GPIOPDEN

GPIOA 50K PD Enable Register Offset=0x10



Bit(s)	Name	Description	Access	Reset
31:15	-	Reserved	-	-
		GPIO[14:0] 100K PD Enable.		
14:0	GPIOPDEN	0: Disable	RW	0x0
		1: Enable		

11.4.6 SIO_OUTEN

SpecialIO Output Enable Control Register

Offset = 0x14

Bit(s)	Name	Description	Access	Reset
31:4	-	Reserved	-	-
3:0	SIO_OUTEN	SpecialIO[3:0] Output Enable. 0: Disable 1: Enable	RW	0x0

11.4.7 SIO_INEN

SpecialIO Input Enable Control Register Offset = 0x18

Bit(s)	Name	Description	Access	Reset
31:4	-	Reserved	-	-
		SpecialIO[3:0] Input Enable.		
3:0	SIO_INEN	0: Disable	RW	0x0
		1: Enable		

11.4.8 SIO_DAT

SpecialIO DATA Register Offset = 0x1C

•				
Bit(s)	Name	Description	Access	Reset
31:4	-	Reserved	-	-
3:0	SIO_DAT	SpecialIO[3:0] Input/Output Data.	RW	0x0

11.4.9 SIO_PUEN

SpecialIO PULL UP Enable Control Register

Offset = 0x20

Bit(s)	Name	Description	Access	Reset
31:4		Reserved	-	-
3:0	SIO_PUEN	SpecialIO[3:0] 100K PULL UP Enable. 0: Disable 1: Enable	RW	0x0

11.4.10 SIO_PDEN

SpecialIO PULL DOWN Enable Control Register

Offset = 0x24

Britis Pescription Reserve	Bit(s)	Name	Description	Access	Reset
----------------------------	--------	------	-------------	--------	-------



31:4	-	Reserved	-	-
3:0	SIO_PDEN	SpecialIO[3:0] 100K PULL DOWN Enable. 0: Disable 1: Enable	RW	0x0

11.5 PWM Register Description

11.5.1 PWM_CTL

PWM Output Control Register	
Offset=0x28	

Bit(s)	Name	Description	Access	Reset
31:28	-	Reserved	-	-
27	POL_SEL	Polarity select: 0:PWM low voltage level active 1:PWM high voltage level active Only Active in Normal Mode	RW	0x0
26	Mode_SEL	Mode Select: 0: Normal_Mode 1: Breath_Mode	RW	0x0
25:24	Q	Time of Every Duty =1/3232/32: Time of increase and decline: T2=(Q+1)*32*32t t is the period of CMU_PWM	RW	0x0
23:16	Н	Time of Duty =32/32 : High Level Time = H*32t t is the period of CMU_PWM	RW	0x0
15:8	L	Time of Duty =0/32 : Low Level Time = L*32t t is the period of CMU_PWM	RW	0x0
7:0	DUTY	Duty Select: T Active = (Duty+1)/256 Only Active in Normal Mode	RW	0x0

11.6 MFP Register Description

11.6.1 MFP_CTL

Multi-Function PAD Control Register Offset=0x2C

Bit(s)	Name	Description	Access	Reset
31:22	-	Reserved	-	-
21	SPI_MISO_MFP	0:SPI_MISO MFP only usable on SPI PIN 1:SPI_MISO MFP only usable on GPIO7	RW	0x0
20	-	Reserved	-	-
19	GPIO14	0: Reserved 1: UART_RX	RW	0x0
18	GPIO13	0: Reserved 1: UART_TX	RW	0x0
17	GPIO12	0: DP 1: UART_RTS	RW	0x0



GPIO11	0: DM	RW	0x0
GPIO10	—	RW/	0x0
011010			0,0
	11: PWM		
	00: Reserved		
CDIOO	01: UART_TX		0x0
GPIO9	10: SIRQ0	RVV	UXU
	11: PWM		
	00: Reserved		
CDI07	01: UART_RTS		00
GPI07	10: PWM	RVV	0x0
	11: SPI_MISO		
	00: Reserved		
CDIOC	01: UART_CTS		0x0
GPIO6	10: PWM	RVV	UxU
	11: SIRQ1		
	00: FMCLKOUT		
00105	01: UART_TX	DIA	0.40
GPI05	10: SIRQO	RW	0x0
	11: PWM		
	00: TWI_SDA		
	01: UART_RX		00
GPI04	10: PWM	RVV	0x0
	11: Reserved		
	00: TWI_SCL		
CDIO2	01: UART_TX		00
GP103	10: PWM	кw	0x0
	11: Reserved		
	0: SD_DATO	D14/	0.0
GPIO2	1: UART_TX	кw	0x0
	0: SD_CLK		00
GPI01	1: UART_RX	кw	0x0
	GPIO11 GPIO9 GPIO7 GPIO5 GPIO4 GPIO3 GPIO2 GPIO1	GPI011 1: UART_CTS GPI010 00: Reserved 01: UART_RX 10: SIRQ1 11: PWM 00: Reserved 01: UART_TX 10: SIRQ0 11: PWM 10: SIRQ0 11: PWM 00: Reserved 01: UART_TX 00: Reserved 01: UART_RTS 00: Reserved 01: UART_CTS 00: Reserved 01: UART_CTS 00: Reserved 01: UART_CTS 10: PWM 11: SIRQ1 11: SIRQ1 GPI06 01: UART_TX 00: FMCLKOUT 01: UART_TX 00: FMCLKOUT 01: UART_TX 00: FWCLKOUT 01: UART_RX 10: SIRQ0 11: PWM GPI04 01: UART_RX 10: PWM 11: Reserved GPI03 00: TWI_SCL 01: UART_TX 01: UART_TX 10: PWM 11: Reserved GPI02 0: SD_DATO 10: QART_TX 0: SD_CLK	GPI011 1: UART_CTS RW GPI010 00: Reserved RW 01: UART_RX RW 10: SIRQ1 RW GPI09 00: Reserved 01: UART_TX RW GPI09 00: Reserved 01: UART_TX RW GPI09 00: Reserved 01: UART_RTS RW GPI07 00: Reserved 01: UART_CTS RW GPI06 01: UART_CTS 01: UART_CTS RW GPI06 01: UART_CTS 01: UART_CTS RW GPI05 00: FMCLKOUT 01: UART_TX RW GPI04 00: TWI_SDA 01: UART_RX RW GPI03 00: TWI_SCL GPI03 01: UART_TX GPI04 01: UART_TX GPI03 01: UART_TX GPI03 01: UART_TX GPI04 01: UART_TX GPI03 01: UART_TX GPI04 01: UART_TX GPI02

11.7 Analog/Digital Select Register Description

11.7.1 AD_Select

Analog/Digital	Sele	ct	Register
Offset=0x30			

Bit(s)	Name	Description	Access	Reset
31:8	-	Reserved	-	-
7	GPIO6	0: GPIO6 is used as digital function, 1: Reserved	RW	0x0
6	AOUTR	0: AOUTR 1: SIO3	RW	0x0
5	AOUTL	0: AOUTL 1: SIO2	RW	0x0
4	AUXR	0: AUXR 1: SIO1	RW	0x0
3	AUXL	0: AUXL	RW	0x0



		1: SIO0		
2	GPIO3	0: GPIO3 is used as digital function, 1: GPIO3 is used as TEMPADC (Analog Function)	RW	0x0
1	GPIO4	0: GPIO4 is used as digital function, 1: GPIO4 is used as LRADC2 (Analog Function)	RW	0x0
0	GPIO8	0: GPIO8 is used as digital function, 1: GPIO8 is used as LRADC1 (Analog Function)	RW	0x0

11.8 PAD Register Description

11.8.1 PADPUPD

Bit(s)	Name	Description	Access	Reset
31:8	-	Reserved		-
		TWI 10k PU Enable		
7	TWI	0:Disable	RW	0x0
		1:Enable		
		UART_RX 10k PU Enable		
6	UART_RX	0:Disable	RW	0x0
		1:Enable		
		MMC/SD CMD 50k PU Enable		
5	SD_CMD	0:Disable	RW	0x0
		1:Enable		
		MMC/SD Data 50k PU Select		
4	SD_DAT	0:Disable	RW	0x0
		1:Enable		
		SIRQ1 100k PD Enable		
3	SIRQ1PD	0:Disable	RW	0x0
		1:Enable		
		SIRQ1 100k PU Enable		
2	SIRQ1PU	0:Disable	RW	0x0
		1:Enable		
		SIRQ0 100k PD Enable		
1	SIRQOPD	0:Disable	RW	0x0
		1:Enable		
		SIRQ0 100k PU Enable		
0	SIRQOPU	0:Disable	RW	0x0
		1:Enable		

11.8.2 PAD_SMIT

PAD Schmitt Control Register Offset=0x3C

Bit(s)	Name	Description	Access	Reset
31:19	-	Reserved	-	-
18	SPI_MISO	SPI_MISO PAD SMIT Enable 0:Disable 1:Enable	RW	0x0
17	SPI_MOSI	SPI_MOSI PAD SMIT Enable	RW	0x0



		0:Disable		
		1:Enable		
		SPI_CLK PAD SMIT Enable		
16	SPI_CLK	0:Disable	RW	0x0
		1:Enable		
		SPI_SS PAD SMIT Enable		
15	SPI_SS	0:Disable	RW	0x0
		1:Enable		
		GPIO[14:0] SMIT Enable		
14:0	GPIO_SMIT_EN	0:Disable	RW	0x0
		1:Enable		

11.8.3 PADDRV0

	PADDRV0			
PAD Drive Offset=0x	e Control Register	0		
Bit(s)	Name	Description	Access	Reset
31:30	-	Reserved	-	-
		GPIO9 PAD Drive Control		
		000:Level 1: 2mA		
29:27 GPIO9		001:Level 2: 4mA		
		010:Level 3: 6mA		
	GPIO9	011:Level 4: 8mA	RW	0x1
		100:Level 5: 10mA		
		101:Level 6: 12mA		
		110:Level 7: 14mA		
		111:Level 8: 16mA		
		GPIO8 PAD Drive Control		
		000:Level 1: 2mA		
		001:Level 2: 4mA		
		010:Level 3: 6mA		
26:24	GPIO8	011:Level 4: 8mA	RW	0x1
		100:Level 5: 10mA		
		101:Level 6: 12mA		
		110:Level 7: 14mA		
		111:Level 8: 16mA		
		GPIO7 PAD Drive Control		
		000:Level 1: 2mA		
		001:Level 2: 4mA		
		010:Level 3: 6mA		
23:21	GPIO7	011:Level 4: 8mA	RW	0x1
		100:Level 5: 10mA		
		101:Level 6: 12mA		
		110:Level 7: 14mA		
		111:Level 8: 16mA		
		GPIO6 PAD Drive Control		
		000:Level 1: 2mA		
		001:Level 2: 4mA		
20.40	CDIOC	010:Level 3: 6mA	514	0.1
20:18	GPIO6	011:Level 4: 8mA	RW	0x1
		100:Level 5: 10mA		
		101:Level 6: 12mA		
		110:Level 7: 14mA		



		111:Level 8: 16mA		
		GPIO5 PAD Drive Control		
		000:Level 1: 2mA		
17:15		001:Level 2: 4mA		
		010:Level 3: 6mA		
	GPIO5	011:Level 4: 8mA	RW	0x1
		100:Level 5: 10mA		
		101:Level 6: 12mA		
		110:Level 7: 14mA		
		111:Level 8: 16mA		
		GPIO4 PAD Drive Control		
		000:Level 1: 2mA		
		001:Level 2: 4mA		
		010:Level 3: 6mA		
14:12	GPIO4	011:Level 4: 8mA	RW	0x1
		100:Level 5: 10mA		
		101:Level 6: 12mA		
		110:Level 7: 14mA		
		111:Level 8: 16mA	Ň	
		GPIO3 PAD Drive Control		
		000:Level 1: 2mA		
		001:Level 2: 4mA	-	
		010:Level 3: 6mA		
11:9	GPIO3	011:Level 4: 8mA	RW	0x1
11.5	GFIOS	100:Level 5: 10mA		0/1
		101:Level 6: 12mA		
		110:Level 7: 14mA		
		111:Level 8: 16mA		
		GPIO2 PAD Drive Control		
		000:Level 1: 2mA		
		001:Level 2: 4mA		
		010:Level 3: 6mA		
8:6	GPIO2	011:Level 4: 8mA	RW	0x1
8.0		100:Level 5: 10mA	1	0.11
		101:Level 6: 12mA		
		110:Level 7: 14mA		
		111:Level 8: 16mA		
		GPIO1 PAD Drive Control 000:Level 1: 2mA		
		000:Level 1: 2mA 001:Level 2: 4mA		
		010:Level 3: 6mA		
F-2	CDIO1		DW	0.73
5:3	GPIO1	011:Level 4: 8mA	RW	0x3
		100:Level 5: 10mA		
		101:Level 6: 12mA		
		110:Level 7: 14mA		
		111:Level 8: 16mA		
		GPIO0 PAD Drive Control		
		000:Level 1: 2mA		
		001:Level 2: 4mA		
2:0	GPIO0	010:Level 3: 6mA	RW	0x1
-		011:Level 4: 8mA		
		100:Level 5: 10mA		
		101:Level 6: 12mA		
		110:Level 7: 14mA		



111:Level 8: 16mA

11.8.4 PADDRV1

PAD Drive Control Register 1

Offset=0x44

Bit(s)	Name	Description	Access	Reset
31:27	-	Reserved	-	-
		SPI_MISO PAD Drive Control		
		000:Level 1: 2mA		
		001:Level 2: 4mA		
		010:Level 3: 6mA		
26:24	SPI_MISO	011:Level 4: 8mA	RW	0x7
		100:Level 5: 10mA		
		101:Level 6: 12mA		
		110:Level 7: 14mA		
		111:Level 8: 16mA		
		SPI_MOSI PAD Drive Control		
		000:Level 1: 2mA		
		001:Level 2: 4mA 010:Level 3: 6mA		
23:21	SPI MOSI	010.Level 3: 6mA	RW	0x7
23.21	3F1_101031	100:Level 5: 10mA		0
		101:Level 6: 12mA		
		110:Level 7: 14mA		
		111:Level 8: 16mA		
		SPI CLK PAD Drive Control		
		000:Level 1: 2mA		
		001:Level 2: 4mA		
		010:Level 3: 6mA		
20:18	SPI_CLK	011:Level 4: 8mA	RW	0x7
		100:Level 5: 10mA		
		101:Level 6: 12mA		
		110:Level 7: 14mA		
		111:Level 8: 16mA		
		SPI_SS PAD Drive Control		
		000:Level 1: 2mA		
		001:Level 2: 4mA		
47.45		010:Level 3: 6mA	DW	0.7
17:15	SPI_SS	011:Level 4: 8mA	RW	0x7
		100:Level 5: 10mA 101:Level 6: 12mA		
		110:Level 7: 14mA		
		111:Level 8: 16mA		
		GPIO14 PAD Drive Control		
		000:Level 1: 2mA		
		001:Level 2: 4mA		
		010:Level 3: 6mA		
14:12	GPIO14	011:Level 4: 8mA	RW	0x1
		100:Level 5: 10mA		
		101:Level 6: 12mA		
		110:Level 7: 14mA		
		111:Level 8: 16mA		



		GPIO13 PAD Drive Control		
		000:Level 1: 2mA		
		001:Level 2: 4mA		
		010:Level 3: 6mA		
11:9	GPIO13	011:Level 4: 8mA	RW	0x1
		100:Level 5: 10mA		
		101:Level 6: 12mA		
		110:Level 7: 14mA		
		111:Level 8: 16mA		
		GPIO12 PAD Drive Control		
		000:Level 1: 2mA		
		001:Level 2: 4mA		
		010:Level 3: 6mA		
8:6	GPIO12	011:Level 4: 8mA	RW	0x4
		100:Level 5: 10mA		
		101:Level 6: 12mA		
		110:Level 7: 14mA		
		111:Level 8: 16mA		
		GPIO11 PAD Drive Control		
		000:Level 1: 2mA		
		001:Level 2: 4mA		
		010:Level 3: 6mA		
5:3	GPIO11	011:Level 4: 8mA	RW	0x4
		100:Level 5: 10mA		
		101:Level 6: 12mA		
		110:Level 7: 14mA		
		111:Level 8: 16mA		
		GPIO10 PAD Drive Control		
		000:Level 1: 2mA		
		001:Level 2: 4mA		
		010:Level 3: 6mA		
2:0	GPIO10	011:Level 4: 8mA	RW	0x1
		100:Level 5: 10mA		
		101:Level 6: 12mA		
		110:Level 7: 14mA		
		111:Level 8: 16mA		

11.8.5 PADDRV2

PAD Drive Control Register 1 Offset=0x48

011301-074				
Bit(s)	Name	Description	Access	Reset
31:12	-	Reserved	-	-
		SIO3 PAD Drive Control		
		000:Level 1: 2mA		
		001:Level 2: 4mA		
		010:Level 3: 6mA		
11:9	SIO3	011:Level 4: 8mA	RW	0x0
		100:Level 5: 10mA		
		101:Level 6: 12mA		
		110:Level 7: 14mA		
		111:Level 8: 16mA		
8:6	SIO2	SIO2 PAD Drive Control	RW	0x0



	Actions		ATS281	5 Datasheet
		000:Level 1: 2mA		
		001:Level 2: 4mA		
		010:Level 3: 6mA		
		011:Level 4: 8mA		
		100:Level 5: 10mA		
		101:Level 6: 12mA		
		110:Level 7: 14mA		
		111:Level 8: 16mA		
		SIO1 PAD Drive Control		
		000:Level 1: 2mA		
		001:Level 2: 4mA		
		010:Level 3: 6mA		
5:3	SIO1	011:Level 4: 8mA	RW	0x0
		100:Level 5: 10mA		
		101:Level 6: 12mA		
		110:Level 7: 14mA		
		111:Level 8: 16mA		
		SIO0 PAD Drive Control		
		000:Level 1: 2mA		
		001:Level 2: 4mA		
		010:Level 3: 6mA		
2:0	SIOO	011:Level 4: 8mA	RW	0x0
		100:Level 5: 10mA		
		101:Level 6: 12mA		
		110:Level 7: 14mA		
		111:Level 8: 16mA		

•



12 Electrical Characteristics

12.1 Absolute Maximum Ratings

Parameter	Symbol	Min	Max	Unit
Ambient	Tamb	TBD	TBD	°C
Temperature			שטו	C
Storage	Tstg	-55	+150	°C
temperature	Istg	-33	+130	C
ESD Stress voltage	Vesd (Human body model)	2000	-	V
	BAT	3.0	5	V
Supply Voltage	VCC/AVCC/VDDIF/VDDRF/VDDLO/VDDDAC	2.7	3.6	V
	VDD/VDDADC	0.8	1.5	V
In nut Valtaga	ONOFF	-	5	V
Input Voltage	3.3V IO	2.7	VCC+0.2	V

Table 12-1 Absolute Maximum Ratings

Note:

Even if one of the above parameters exceeds the absolute maximum ratings momentarily, the quality of the product may be degraded. The absolute maximum ratings, therefore, specify the value exceeding, which the product may be physically damaged. Use the product well within these ratings.

12.2 Recommended PWR Supply

Table 12-2 Recommended PWR Supply

Supply Voltage	Min	Тур	Max	Unit
BAT (Li)	3.3	3.8	4.3	V
VCC/ AVCC/VDDIF/VDDRF/VDDLO/VDDDAC	2.8	3.1	3.4	V
VDD	1.08	1.2	1.32	V
VDDADC	1.08	-	1.45	V

12.3 DC Characteristics

Table 12-3 DC Parameters for +3.3V IO Pin with Schmitt Trigger Off

				33 77	
Parameter	Symbol	Min.	Max.	Unit	Condition
Low-level input voltage	VIL	-	0.8	V	
High-level input voltage	VIH	2.0	-	V	VCC = 3.1V
Low-level output voltage	VOL	-	0.4	V	Tamb = -10 to
High-level output voltage	VOH	2.4	-	V	70 °C

Table 12-4 DC Parameter for +3.3V IO Pin with Schmitt Trigger On

Parameter	Symbol	Min.	Max.	Unit	Condition
Schmitt trigger positive-going threshold	VT+	-	1.9	V	VCC=3.1V
Schmitt trigger negative-going threshold	VT-	1.2	-	V	Tamb = -10 to 70 °C



12.4 PWR Consumption

ATS2815 Datasheet

Table 12-5 PWR Consumption Table

VDD = 1.2V @ 25°C unless otherwise specified

Parameter	Symbol	Condition	Min.	Тур.	Max.	Unit
Standby	ls	Vbat = 3.8V;	-	35	60	uA

12.5 Bluetooth Characteristics

12.5.1 Transmitter

Table 12-6 Transmitter characteristics

VDD = 1.2V @ 25°C							
Parameter	Condition	Min.	Тур.	Max.	Unit		
Maximum RF Transmit PWR	-	-	4		dBm		
RF PWR Control Range	-	-	16		dB		

12.5.2 Receiver

Table 12-7 Receiver Performance

Core Supply Voltage = 1.2V @ 25°C

Parameter	Condition	Min.	Тур.	Max.	Unit
Sensitivity	0.1% BER	-	-88	-	dBm

12.6 Mono Audio ADC

Table 12-8 Audio ADC Parameters

Pre-Amplifier						
Parameter	Conditions		Min	Тур	Max	Unit
Full Scale Input Voltage	THD+N < 1%		-	-	2.8	Vpp
	AUX OP	-	-12	-	7.5	dB
Analogue gain	MIC OP	Single Ended	-6	-	39	dB
Analogue to Digital Converte	r					
Resolution	-		-	-	16	Bits
Input Sample Rate	-		8	-	48	kHz
SNR	fin = 1kHz@Full Scale Input Voltage B/W = 22Hz~22kHz Fs=48kHz		-	85	-	dB
Dynamic Range	Fs=48kHz fin = 1kHz@-40dBFS Input Voltage B/W = 22Hz~22kHz Fs=48kHz		-	85	-	dB
THD+N	fin = 1kHz(input=1.6Vpp) B/W = 22Hz~22kHz Fs=48kHz		-	-72	-	dB
Digital gain	-		0	-	12	dB



Digital to Analogue Converter								
Parameter	Conditions	Min	Тур	Max	Unit			
Resolution	-		-	-	16	Bits		
Output Sample Rate	-		8	-	48	kHz		
SNR	fin = 1kHz@0dBFS input B/W = 22Hz~22kHz	-	-	92	-	dB		
SNR	$F_s=48kHz$,Load=16 Ω	A-Weighting	-	95	-	dB		
	fin = 1kHz@-48dBFS input B/W = 22Hz~22kHz Fs=48kHz,Load=16Ω	-	-	88	-	dB		
Dynamic Range		A-Weighting	-	91	-	dB		
THD+N	fin = 1kHz@0dBFS input B/W = 22Hz~22kHz Fs=48kHz,Load=16Ω	-		-81	-	dB		
Digital gain	-		<-60	-	30.1	dB		
Stereo crosstalk	fin = 1kHz@0dBFS input	-	-	-85	-	dB		
PWR Amplifier								
Max	fin = 1kHz@0dBFS input	Single Ended		-	530	mVrms		
Amplitude/PWR	Fs=48kHz,Load=16Ω	Output	-	-	17	mW		

Table 12-9 Stereo DAC Parameters



Acronyms and Abbreviations

Abbreviations AEC ADC	Descriptions Acoustic Echo Cancellers Analog-to-Digital-Converter
CP0 DAC	Control Coprocessor 0 Digital-to-Analog-Converter
dBFS	dB Full Scale
DMA	Direct Memory Access
GPIO	General Purpose Input Output
HOSC	High Frequency OSC
INTC	Interrupt Controller
IRQ	Interrupt Request
MIC	Microphone
MMU	Memory Management Unit
MFP	Multiple Function PAD
OSC	Oscillator



Actions (Zhuhai) Technology Co., Limited Address:No. 1 / C, Ke Ji Si Road, Hi-Tech Zone, Tangjia, Zhuhai Tel:+86-756-3392353 Fax:+86-756-3392251 Post Code:519085 http://www.actions-semi.com Business Email: <u>mp-sales@actions-semi.com</u> Technical Service Email: <u>mp-cs@actions-semi.com</u>